

# Optimum High-k Oxide for the Best Performance of Ultra-scaled Double-Gate MOSFETs

M. Salmani-Jelodar\*

Network for Computational Nanotechnology and School of Electrical and Computer Engineering,  
Purdue University, West Lafayette, Indiana, USA 47907

H. Ilatikhameneh,<sup>†</sup> S. Kim,<sup>‡</sup> K. Ng,<sup>§</sup> and G. Klimeck<sup>†</sup>

(Dated: January 27, 2022)

A widely used technique to mitigate the gate leakage in the ultra-scaled metal oxide semiconductor field effect transistors (MOSFETs) is the use of high-k dielectrics, which provide the same equivalent oxide thickness (EOT) as SiO<sub>2</sub>, but thicker physical layers. However, using a thicker physical dielectric for the same EOT has a negative effect on the device performance due to the degradation of 2D electrostatics. In this letter, the effects of high-k oxides on double-gate (DG) MOSFET with the gate length under 20 nm are studied. We find that there is an optimum physical oxide thickness ( $T_{OX}$ ) for each gate stack, including SiO<sub>2</sub> interface layer and one high-k material. For the same EOT, Al<sub>2</sub>O<sub>3</sub> (k=9) over 3 Å SiO<sub>2</sub> provides the best performance, while for HfO<sub>2</sub> (k=20) and La<sub>2</sub>O<sub>3</sub> (k=30), SiO<sub>2</sub> thicknesses should be 5 Å and 7 Å, respectively. The effects of using high-k oxides and gate stacks on the performance of ultra-scaled MOSFETs are analyzed. While thin oxide thickness increases the gate leakage, the thick oxide layer reduces the gate control on the channel. Therefore, the physical thicknesses of gate stack should be optimized to achieve the best performance.

**INTRODUCTION** - The scaling of transistors requires the thinning of SiO<sub>2</sub> gate oxide [1], which can induce significant gate tunneling below 1 nm oxide thicknesses. To mitigate the gate tunneling current in a thin oxide layer of ultra-scaled MOSFETs, high-k dielectrics are used [2, 3]. However, due to the thicker high-k gate oxides, performance drops have been observed in the ultra-scaled MOSFETs with  $k > 30$  [4–9]. Thicker  $T_{OX}$  from larger  $k$  values worsen the short channel effects, even if the EOT is kept the same [4]. This happens due to the effect of the lateral field in the oxide, which is more pronounced in higher  $k$  materials [4, 5], and fringing capacitance due to spread of potential between the gate and the source and drain [6]. It is known that not only EOT, but also the physical oxide thickness plays important roles in SCEs. However, it is not clear what the solution is as the gate lengths of MOSFETs approach below 20 nm [1, 3, 10].

In this work, we attempt to answer these questions: 1) What is the impact of using a different high-k materials with the same EOT on an ultra-scaled DG MOSFET? 2) What is the optimum thickness of high-k gate stack for a fixed EOT? 3) How do we analytically estimate the gate leakage in the off state for a specific gate stack? We show that for ultra-scaled DG MOSFETs, there is an optimum oxide thickness that balances gate leakage of a thin oxide layer and SCEs of thick oxides. We provide an analytical model for the effect of high-k on the gate control and gate leakage current.

**METHODOLOGY** - A self-consistent Schrödinger-

Poisson solver, based on the real-space effective-mass approximation and the wave function formalism, including direct gate and Fowler-Nordheim tunneling currents is used to simulate DG MOSFETs [11–14]. This work only considers electrons for calculations, while holes are not taken into account for the n channel devices. Neglecting holes means that band-to-band tunneling is ignored in these simulations. This effect is negligible in devices, whose source-to-drain voltage ( $V_{DS}$ ) is smaller than the band gap of the channel material [15, 16]. DG device specifications are in correspondence to the ITRS table data for the 2015 node (Fig. 1). The transport direction is aligned with the  $\langle 110 \rangle$  crystal axis and the confinement direction is (001). The source and drain regions are doped with a donor concentration  $N_D = 10^{20}$  [1/cm<sup>3</sup>]. For all simulations EOT is fixed at 0.86 nm. The gate dielectric constant varies from 3.9 to 30 (Table I). Physical oxide thickness ( $T_{OX}$ ) changes with the  $k$  value to keep EOT fixed, according to the following equation for the cases without any interface layer:

$$T_{OX} = EOT \times \frac{k_{OX}}{k_{SiO_2}} \quad (1)$$

However, for the gate stacks with SiO<sub>2</sub> interface layer and fixed EOT,  $T_{OX} = T_{SiO_2} + T_{high-k}$  and  $T_{high-k}$  is calculated as:

$$T_{high-k} = (EOT - T_{SiO_2}) \times \frac{k_{high-k}}{k_{SiO_2}} \quad (2)$$

Two gate-dielectric configurations with five different oxide materials are examined in this paper. (I) All oxide materials are directly deposited on the Si channel, without any interface oxide, with the same EOT, but different  $k$  and  $T_{OX}$ . TiN metal gate contacts are characterized by work function of 4.25 eV, and their electron effective mass

\* m.salmani@gmail.com.

<sup>†</sup> Purdue University

<sup>‡</sup> Intel Corp.

<sup>§</sup> SRC

( $m^* = m_0$ ). (II)  $\text{SiO}_2$ -high-k gate stack with TiN contacts. Effective masses are assumed isotropic (Table I). Relative dielectric constants and band gap for each material are described in Table I. Sub-threshold swing (SS), drain induced barrier lowering (DIBL) and gate tunneling current are calculated at the OFF-state, where drain off current is kept at about 100 nA/um.




FIG. 1. Schematic view of the double-gate MOSFETs considered in this paper. The geometry parameters are the same node 2015 from ITRS tables [1]. The gate length is set to 16.7 nm. There is gate-source/drain overlap equal to 10% of the gate length (i.e. 1.6 nm). The thickness of Si channel is 5.3 nm. Currents are normalized by the channel width per side, which means simulated current divides by 2. Supply voltage ( $V_{DD}$ ) is set to 0.83 V.

TABLE I. Dielectric constant  $k$ , band gap, conduction band (CB) offset to Si, and tunneling effective mass ( $m^*$ ) for the oxide materials used in this work are shown. tunneling effective masses are from multiple experiments and theoretically calculated references [17, 18]. P values are calculated from equation 4 for each specific oxide material. Starred (\*) numbers are used for these materials in our simulations. Physical thickness of each oxide material is shown for both configurations I and II.

Material	$\text{SiO}_2$	$\text{Si}_3\text{N}_4$	$\text{Al}_2\text{O}_3$	$\text{HfO}_2$	$\text{La}_2\text{O}_3$
K	3.9	7*-8	9*-10	20*-25	27-30*
Band gap [eV]	9	5.3	8.8	5.8	6
CB offset [eV]	3.5	2.4	2.8	1.5	2.3
$m^*/m_0$	0.4*-0.5	0.4	0.35	0.11*-0.17	0.27
P[ $\text{nm}^{-1}$ ]	6.06	5.02	5.07	2.08	4.04
$T_{\text{OX}}$ (No Interface)	0.9	1.6	2.0	4.9	6.6
$T_{\text{OX}}$ ( $T_{\text{SiO}_2} = 3\text{\AA}$ )	-	1.3	1.6	3.5	4.6
$T_{\text{OX}}$ ( $T_{\text{SiO}_2} = 5\text{\AA}$ )	-	-	1.4	2.5	3.3
$T_{\text{OX}}$ ( $T_{\text{SiO}_2} = 7\text{\AA}$ )	-	-	1.1	1.5	1.9

**RESULTS AND DISCUSSION** The ballistic  $I_D - V_{GS}$  characteristics of DG MOSFET presented in Fig. 1 are simulated for  $V_{DS} = V_{DD} = 0.83$  V. Fig. 2-A shows the results for the configuration I, without interface layer and with no gate leakage assumption. As expected, the thicker oxide would degrade the device performance by increasing the sub-threshold swing (SS) and lowering ON-current for the fixed OFF-current [6]. However, when gate tunneling is included, in the  $\text{SiO}_2$  case,

the OFF-current rises above 100 nA/um. OFF-current below 100 nA/um is considered as the OFF state in ITRS guideline [1]. For  $\text{Si}_3\text{N}_4$ , in the configuration I, ON-current is around 3430 uA/um, which is a bit less than ON-current for the device with  $\text{Al}_2\text{O}_3$  oxide. Although,  $T_{\text{OX}_{\text{Si}_3\text{N}_4}}$  is thinner than  $T_{\text{OX}_{\text{Al}_2\text{O}_3}}$ , it provides less ON-current for the fixed OFF-current. This is a result of high gate leakage at OFF state in  $\text{Si}_3\text{N}_4$ , which drops SS as well.  $I_{\text{Gate}_{\text{Si}_3\text{N}_4}}$  is 90 times more than  $I_{\text{Gate}_{\text{Al}_2\text{O}_3}}$  and contributes as 22% of  $I_{\text{OFF}}$ . As the gate leakage cannot be controlled by gate voltage, it degrades sub-threshold swing, and consequently the ON-current.

Figs. 2-B to 2-D show the effect of using interface layer and its thickness on  $I_D - V_{GS}$ . Fig. 2-B depicts the transfer characteristics of a device with  $\text{Al}_2\text{O}_3$  as the gate stack. As it is shown in Table I,  $T_{\text{OX}}$  ( $T_{\text{OX}} = T_{\text{SiO}_2} + T_{\text{Al}_2\text{O}_3}$ ) with different interface layer thickness up to 5 Å, is still thick enough to keep the gate leakage very low. Thin high-k gate stack (4 Å  $\text{Al}_2\text{O}_3$  on top of 7 Å  $\text{SiO}_2$ ) cannot keep the leakage current low enough to turn off the device. The electrostatics and the gate leakage in the required voltage range does not vary drastically, which keep the  $I_D - V_{GS}$  characteristics similar in the interested range. In Fig. 2-C high-k material is  $\text{HfO}_2$ . Reduction in the  $T_{\text{OX}}$  from 4.9 nm (no interface layer) to 1.5 nm (7 Å interface layer) impacts on SCEs. All cases can turn off the device ( $I_{\text{OFF}} < 100$  nA/um) except the case with 7 Å interface layer. The case with 5 Å interface layer provides the best SS and better ON current at fixed  $I_{\text{OFF}}$  of 100 nA/um. In the case of  $\text{La}_2\text{O}_3$  as high-k material in Fig. 2-D,  $T_{\text{OX}}$  reduces from 6.6 nm (no interface layer) to 1.9 nm (7 Å interface layer) impacts SCEs drastically. Each case turns off the device properly ( $I_{\text{OFF}} < 100$  nA/um), however the case with 7 Å interface layer provides the best  $I_{\text{ON}}$  at fixed  $I_{\text{OFF}}$ , as it has the thinnest oxide.

In Figs. 3-A to 3-D, performance metrics, including  $I_{\text{ON}}$ , gate leakage current in the OFF-state, subthreshold swing (SS) and DIBL for fixed  $I_{\text{OFF}}$  of 100 nA/um are depicted.  $I_{\text{ON}}$  increases by reduction of the high-k thickness for the same EOT in the gate stack (i.e. increase in  $\text{SiO}_2$  interface layer thickness). Optimum physical oxide thickness helps the device to turn off, as well as provides stronger electrostatics. The optimum oxide thickness for each gate stack can be achieved with a layer of  $\text{SiO}_2$  and high-k material.  $\text{Al}_2\text{O}_3$  gate stack shows optimum ON current at  $T_{\text{SiO}_2} = 3$  Å. However, for both  $\text{HfO}_2$  and  $\text{La}_2\text{O}_3$  oxide materials, thicker  $\text{SiO}_2$  interface layer improves the device  $I_{\text{ON}}$  (Fig. 3-A). In Fig. 3-B, the gate leakage current at the OFF-state is shown, which is part of the drain current. The drain current has two components; the source to drain current and the gate to drain current (gate leakage). Gate leakage results from the tunneling of electrons through the potential barrier between the gate and the channel.  $I_{\text{Gate}}$  is exponentially related to the oxide thickness ( $T_{\text{OX}} = T_{\text{SiO}_2} + T_{\text{high-k}}$ ) and oxide effective mass [3, 16].  $\text{Al}_2\text{O}_3$  and  $\text{HfO}_2$  have similar  $I_{\text{Gate}}$ . This similarity in  $I_{\text{Gate}}$  is a result of the light effective mass of  $\text{HfO}_2$  (0.11  $m_0$ ) compared to  $\text{Al}_2\text{O}_3$  (0.35




FIG. 2. Typical  $I_D - V_{GS}$  transfer characteristics at  $V_{DS} = 0.83$  V of DG MOSFETs with fixed EOT of 0.86 nm, and various dielectric materials (different  $k$ ). (A) With the assumption that ideal oxides which do not have any leakage. (B) with  $\text{Al}_2\text{O}_3$  and  $\text{SiO}_2$ . (C) with  $\text{HfO}_2$  and  $\text{SiO}_2$ . (D) with  $\text{La}_2\text{O}_3$  and  $\text{SiO}_2$ .

$m_0$ ), while their dielectric constants are very different. Replacing oxide materials and varying the interface layer thickness impacts SS values (Fig. 3-C). SS depends on the current at sub-threshold region, which is controlled by the electrostatics and the gate leakage [16]. Thinning  $T_{OX}$  enhances the gate control, which improves SS until  $I_{\text{Gate}}$  becomes comparable to  $I_{\text{OFF}}$ .  $I_{\text{Gate}}$  does not change exponentially with the gate bias, which leads to higher SS value. As it is depicted in Fig. 3-D DIBL improves by a reduction in the oxide thickness [6], but for very thin oxides, higher gate leakage slows down the DIBL value reduction [9]. Thin  $T_{OX}$  improves the gate control over the channel (or top of the barrier), which results in weaker drain control over the channel.

Gate leakage occurs as the carrier tunnels through the oxide layer between the gate contact and the channel. The potential barrier for a gate stack is depicted in Fig. 4-A. Using the tunneling transmission equation, we can estimate the tunneling gate leakage. In Fig. 4-B, the tunneling transmission is calculated using equation 3, which shows a strong correlation with gate leakage in Fig. 2-B. Tunneling transmission ( $\text{Trans}$ ) for the gate stack is calculated as:

$$\text{Trans} \approx e^{-2(T_1 \cdot P_1 + T_2 \cdot P_2 + \dots)} \quad (3)$$

$$P = \sqrt{\frac{2m^*U}{\hbar^2}} \quad (4)$$

where  $T_i$  and  $P_i$  are thickness and decaying wave-vector of carrier in  $i^{\text{th}}$  oxide within the gate stack, accordingly.




FIG. 3. Performance metrics of DG MOSFETs with fixed EOT of 0.86 nm, and various dielectric materials (different  $k$ ) at fixed  $I_{\text{OFF}}$  (100 nA/μm). If  $I_D - V_{GS}$  could not go below 100 nA/μm at off state were dropped out of these figures. (A) ON current  $I_{\text{ON}}$ , (B) Gate leakage ( $I_{\text{Gate}}$ ), (C) Sub-threshold swing (SS) and (D) Drain induced barrier lowering (DIBL).

The decaying wave-vector,  $P_i$ , in each oxide layer is calculated from the effective mass,  $m^*$ , and the potential barrier height,  $U$  (the CB offset in Table I), which are listed in Table I for different high- $k$  materials. Current is calculated as  $I \approx \frac{q^2}{h} \cdot M \cdot \text{Trans} \cdot dU$ , where  $M$  is number of modes,  $q$  is electron charge and  $h$  is Planck constant and  $dU$  is tunneling energy window, which is equal to the potential difference between channel and gate. Except  $\text{Trans}$ , which is calculated from equation 3 the rest of the relation for current is fixed for all of the DG devices in this work [19].




FIG. 4. (A) tunneling through the potential barrier for a 2-material gate stack. (B) Gate tunneling current calculated by the presented extensive computational model, QTBM, and the line is calculated by the analytical model from equation 3 and  $I \approx \frac{q^2}{h} \cdot M \cdot \text{Trans} \cdot dU$ . Different colored circles are the results from rigorous simulations for different gate stacks.

In Figs. 5-A to 5-D, potential difference of OFF and ON states are shown overlapped with the electron flow in the OFF state for  $\text{SiO}_2$  (Fig. 5-A) and different  $\text{HfO}_2$

thicknesses over the interface layers. The potential difference between ON and OFF states shows only the effect of gate voltage variation on the potential and removes the potential difference between the source and drain. Potential spread over the source and the drain are larger for thicker oxides (Figs. 5-A and 5-B). These potential spreads show the effect of increasing fringing capacitance by using thicker oxides, which degrades the device performance. By  $T_{OX}$  reduction, the potential spread reduces (Figs. 5-B to 5-E). However, in the very thin oxide case (Fig. 5-E) gate tunneling increases, which drastically reduces the device performance.

Fig. 6-A shows the capacitance network, including the fringing capacitance between the gate and the source/drain, which will be added to the gate capacitance. From the potential profile and fringing field in the Figs 5-A to 5-D, it can be observed that the potential profile broadening is proportional to the physical oxide thickness. This degrades oxide capacitance ( $C_{OX}$ ). We found that the total oxide capacitance can be crudely estimated as:

$$\frac{C_{OX}}{A} \approx \frac{\epsilon_{OX}}{T_{OX}} \left(1 - \frac{\alpha T_{OX}}{L_G}\right) \quad (5)$$

where  $A$  and  $L_G$  are the gate area and the gate length, and  $\epsilon_{OX}$  and  $\alpha$  are the equivalent gate stack dielectric constant and the empirical factor to estimate  $C_{OX}$  degradation. In double gate, it is found that  $\alpha$  to be around 0.5. Fig. 6-B shows the effect of the fringing capacitance on the total gate oxide capacitance from our simple model  $\frac{\epsilon_{OX}}{T_{OX}} \left(1 - \frac{\alpha T_{OX}}{L_G}\right)$  on the SS values. When  $\text{SiO}_2$  interface layer is thin, the physical thickness and fringing capacitance are large and the fringing capacitance deteriorates the performance for thick gate stacks. This simple model can be used to *estimate* the effect of physical oxide thickness and gate length on the performance of DG MOSFETs. Here, we used our analytical model to estimate SS using the following equation [20]:

$$SS \approx \ln(10) \frac{kT}{q} \left(1 + \frac{C_{Si}}{C_{OX}}\right) \quad (6)$$

where  $C_{Si}$  is the channel capacitance and  $C_{OX}$  is the modified oxide capacitance from equation 5 that takes into account fringing field effect. In Fig. 6-B,  $C_{Si}$  is extracted from the calculated SS for the DG MOSFET with only  $\text{La}_2\text{O}_3$  as oxide. Then, SS for gate stack with different  $\text{SiO}_2$  interface layer is estimated using equations 5 and 6. As  $T_{\text{SiO}_2}$  increases and  $T_{OX}$  decreases, the gate tunneling begins to deteriorate the performance and saturates SS, which shows there are other factors such as gate leakage, and source to drain tunneling [3] in determination of SS and equation 6 will not work well at that point.

**CONCLUSION** - Scaling MOSFETs below 20 nm using thicker high-k oxides drastically degrades the device performance for a fixed EOT. Therefore, introducing higher-k oxide should be examined carefully for penalty in electrostatics. Using very thin oxides also causes gate




FIG. 5. The potential difference between OFF and ON states overlapped with the electron flow in the OFF-state for DG MOSFET with (A)  $\text{SiO}_2$  oxide. (B)  $\text{HfO}_2$  without interface layer. (C)  $\text{HfO}_2$  over 3 Å interface layer. Potential spread over the source and the drain sections are weaker than only  $\text{HfO}_2$  case, but stronger than  $\text{SiO}_2$ . (D)  $\text{HfO}_2$  over 5 Å interface layer. Potential spread over the source and the drain sections are weaker than  $\text{HfO}_2$  over 3 Å interface layer, but stronger than  $\text{SiO}_2$ . Still, gate tunneling is negligible. (E)  $\text{HfO}_2$  over 7 Å interface layer. Gate leakage current is very strong which prevents the device from turning off.




FIG. 6. (A) Capacitance network between the gate and channel, source and drain is depicted. While fringing capacitance between the gate and the source/drain increases the total oxide capacitance degrades. The potential between gate and the channel and the source/drain rather than being confined only between the gate and the channel. This degrades the device performance for thicker gate stack. (B) Electrostatics degradation factor,  $1 - \frac{\alpha T_{OX}}{L_G}$ , reduces by thinning the gate stack. This impact on SS for different  $La_2O_3$  gate stack is depicted as an example. Analytically calculated SS is shown over simulated ones.

leakage. An optimum combination of  $k$  value and oxide effective mass and thickness, or engineered gate stack, should be used to provide strong electrostatics and ac-

ceptable gate leakage. We provided a simple analytical model to estimate the gate leakage for each gate stack, as well as a model for the electrostatic degradation due to the fringing capacitance. Additionally, we showed there is an optimum gate stack thickness for any high- $k$  material. Gate overlaps, source/drain doping and scattering can impact on the quantitative results. Therefore, for any specific device, it will be more accurate to do further investigation to find the optimum geometry and design for the best performance.

## ACKNOWLEDGMENTS

The authors would like to thank M. Rush, Y. M. Tan, C.P. Chang, C. Cheung, J. Fonseca and S. Mehrotra. The use of nanoHUB.org computational resources operated by the Network for Computational Nanotechnology funded by the US National Science Foundation under Grant Nos. EEC-0228390, EEC-1227110, EEC-0228390, EEC-0634750, OCI-0438246, OCI-0832623 and OCI-0721680 is gratefully acknowledged. This work is also part of the "Accelerating Nano-scale Transistor Innovation with NEMO5 on Blue Waters" PRAC allocation support by the National Science Foundation (award number OCI-0832623).

- 
- [1] "Publications of international technology roadmap for semiconductors (itrs), 2013 editions. (<http://www.itrs.net>),".
- [2] C. Auth, C. Allen, A. Blattner, D. Bergstrom, M. Brazier, M. Bost, M. Buehler, V. Chikarmane, T. Ghani, T. Glassman, *et al.*, in *VLSI Technology (VLSIT), 2012 Symposium on* (IEEE, 2012) pp. 131–132.
- [3] M. Salmani-Jelodar, S. Kim, K. Ng, and G. Klimeck, *Applied Physics Letters* **105**, 083508 (2014).
- [4] Q. Xie, J. Xu, and Y. Taur, *Electron Devices, IEEE Transactions on* **59**, 1569 (2012).
- [5] Q. Xie, C.-J. Lee, J. Xu, C. Wann, J.-C. Sun, and Y. Taur, *Electron Devices, IEEE Transactions on* **60**, 1814 (2013).
- [6] M. Salmani-Jelodar, S. Kim, K. Ng, and G. Klimeck, in *Silicon Nanoelectronics Workshop (SNW), 2014 IEEE* (IEEE, 2014) pp. 16.1–16.2.
- [7] B. Cheng, M. Cao, R. Rao, A. Inani, P. Vande Voorde, W. M. Greene, J. M. Stork, Z. Yu, P. M. Zeitoff, and J. C. Woo, *Electron Devices, IEEE Transactions on* **46**, 1537 (1999).
- [8] D. J. Frank, Y. Taur, and H.-S. Wong, *Electron Device Letters, IEEE* **19**, 385 (1998).
- [9] C. Manoj and V. Ramgopal Rao, *Electron Device Letters, IEEE* **28**, 295 (2007).
- [10] H.-J. Cho, K.-I. Seo, W. Jeong, Y.-H. Kim, Y. Lim, W. Jang, J. Hong, S. Suk, M. Li, C. Ryou, *et al.*, in *Electron Devices Meeting (IEDM), 2011 IEEE International* (IEEE, 2011) pp. 15.1.1 – 15.1.4.
- [11] M. Luisier, A. Schenk, and W. Fichtner, in *Electron Devices Meeting, 2007. IEDM 2007. IEEE International* (IEEE, 2007) pp. 733–736.
- [12] M. Luisier and A. Schenk, *Electron Devices, IEEE Transactions on* **55**, 1494 (2008).
- [13] S. Steiger, M. Povolotskyi, H.-H. Park, T. Kubis, and G. Klimeck, *Nanotechnology, IEEE Transactions on* **10**, 1464 (2011).
- [14] J. E. Fonseca, T. Kubis, M. Povolotskyi, B. Novakovic, A. Ajoy, G. Hegde, H. Ilatikhameneh, Z. Jiang, P. Sengupta, Y. Tan, *et al.*, *Journal of Computational Electronics* **12**, 592 (2013).
- [15] M. Luisier, A. Schenk, W. Fichtner, and G. Klimeck, *Physical Review B* **74**, 205323 (2006).
- [16] M. Salmani-Jelodar, S. Mehrotra, H. Ilatikhameneh, and G. Klimeck, *Nanotechnology, IEEE Transactions on* **accepted for publication** (2014).
- [17] Y.-C. Yeo, T.-J. King, and C. Hu, *Applied Physics Letters* **81**, 2091 (2002).
- [18] J. Robertson, *Journal of Vacuum Science & Technology B* **18**, 1785 (2000).
- [19] S. Datta, *Quantum transport: atom to transistor* (Cambridge University Press, 2005).
- [20] S. M. Sze and K. K. Ng, *Physics of semiconductor devices* (John Wiley & Sons, 2006).