

Physical Origin of the Excess Thermal Noise in Short Channel MOSFETs

Jung-Suk Goo, *Student Member, IEEE*, Chang-Hoon Choi, *Student Member, IEEE*, Antonio Abramo, *Member, IEEE*, Jae-Gyung Ahn, *Member, IEEE*, Zhiping Yu, *Senior Member, IEEE*, Thomas H. Lee, *Member, IEEE*, and Robert W. Dutton, *Fellow, IEEE*

Abstract—The physical origin of the excess thermal noise in short channel MOSFETs is explained based on numerical noise simulation. The impedance field representation and extraction method demonstrate that the drain current noise is dominated by source side contributions. Analysis identifies local ac channel resistance variations as the primary controlling factor. The nonlocal nature of velocity results in a smaller derivative of the velocity with respect to the field which in turn causes a higher local ac resistance near the source junction.

Index Terms—Hydrodynamics, MOSFETs, semiconductor device modeling, semiconductor device noise, simulation.

I. INTRODUCTION

WHILE the drain thermal noise of long channel MOSFETs agrees with the van der Ziel model [1], considerably larger noise has been observed in MOSFETs with channel lengths below $1.7 \mu\text{m}$ [2]–[5]. Recent compact modeling approaches have explained this phenomenon using local *voltage* noise sources [4]–[7]. However, the use of local voltage noise sources in device modeling suffers from the spatial correlation of the noise sources [8], [9]. This results in a dominant noise contribution near the drain junction, which is more significant when the hot carrier effects are included [5]–[7]. By contrast, quasi-2-D numerical simulation results for HEMT devices have suggested that the drain noise of the FET is not in fact dominated by the drain-side but rather by the source-side contributions [10]. Recent numerical noise simulation results have qualitatively demonstrated the observed excess thermal noise in $0.25 \mu\text{m}$ MOSFETs based on the hydrodynamic (HD) formulation [11]. However, the physical mechanism responsible for such excess noise has not been identified. This paper investigates the physical origin of the excess noise by comparing the differences between local and nonlocal carrier transport models in noise simulation.

Manuscript received October 3, 2000. This project was initiated by DARPA under Contract Army-DABT63-94-C-0055 and then supported by Texas Instruments through customized research under SRC Contract 99-NJ-695. The review of this letter was arranged by Editor K. De Meyer.

J.-S. Goo, C.-H. Choi, Z. Yu, T. H. Lee, and R. W. Dutton are with the Center for Integrated Systems, Stanford University, Stanford, CA 94305-4075 USA (e-mail: goojgs@gloworm.stanford.edu).

A. Abramo is with the University of Udine, I-33100 Udine, Italy.

J.-G. Ahn is with Integrated Device Technology, Inc., Santa Clara, CA 95054 USA.

Publisher Item Identifier S 0741-3106(01)01374-X.




Fig. 1. Small-signal equivalent representation of the MOSFET used in noise simulation.

II. NOISE SIMULATION

Noise power and correlation spectra of the drain and gate currents have been obtained using noise simulation that combines a one-dimensional active transmission line model with two-dimensional (2-D) device simulation. As shown in Fig. 1, each segment in the MOSFET uses a localized small-signal equivalent circuit, as is commonly used in SPICE. The local small-signal parameters are extracted using two-dimensional dc device simulation with MEDICI [12]; ac behavior is modeled using local perturbations of static quantities acquired from three adjacent bias conditions [13], [14].

In the framework of the *impedance field* representation [13]–[15], device noise at electrodes is determined by two independent factors: local fluctuations and their propagation to terminal electrodes. To avoid the spatial correlation, local fluctuations are modeled by *current* noise sources (S_{i_n}) that bridge each lumped segment as illustrated in Fig. 1. Then propagation to the drain electrode using the impedance field (ΔA_d) gives a current noise power at the drain electrode of

$$S_{i_d} = |\Delta A_d|^2 S_{i_n}. \quad (1)$$

The total noise power is acquired by summing (1) over all segments of the device.




Fig. 2. Gate length dependence of drain noise parameter (γ [no unit]) comparing HD and DD model results.




Fig. 3. Comparing the HD model with the DD model along the channel for noise spectral density distribution of the local noise source (S_{id} [$A^2/Hz\mu m$]) and its actual contribution to the drain noise (S_{idn} [$A^2/Hz\mu m$]); and the impedance field ($|\Delta A_d|^2$ [no unit]).

III. RESULTS AND DISCUSSIONS

Excess noise is defined as deviation from the van der Ziel model [1]:

$$S_{id} = 4kT\gamma g_{d0} \quad (2)$$

where g_{d0} is the drain output conductance under zero drain bias and γ is a noise factor. As contrasted in Fig. 2, for decreasing channel length, the *nonlocal* HD formulation shows gradual deviation from the long channel value of γ ($2/3$ in the saturation region) whereas the purely *local* drift-diffusion (DD) model remains constant. The spectral density distribution of S_{id} in Fig. 3 shows clearly that the excess noise in the HD results originates due to a peak at the metallurgical source junction. Since the two models yield almost the same values of S_{idn} in that location in Fig. 3, recalling (1) implies that the impedance field (ΔA_d) differentiates the effects between the two models on noise simulation. The impedance fields, shown in the bottom of Fig. 3, reveal




Fig. 4. Local ac resistance distribution, comparing the HD model (solid line) with the DD model (dashed line).

significant differences between the HD and DD models across the entire device channel. The impedance field is numerically calculated based on network analysis principles, but it can be conceptualized by cascading three sub-MOSFETs: $M_S(0, x)$, $M_C(x, x + \Delta x)$, and $M_D(x + \Delta x, L)$, resulting in the following simplified approximation (symbols in Fig. 3):

$$\Delta A_d \approx \frac{r_{oc} g_{mD}}{1 + r_{os} g_{mD}} \approx r_{oc} g_{mD}. \quad (3)$$

The parameterization in (3) suggests that the local ac resistance (r_{oc}) is primarily responsible for the source side peak of the impedance field; additionally, the impact of r_{oc} is amplified by g_{mD} as the device length becomes smaller. Fig. 4 shows that the HD results exhibit two peaks in the ac resistance distribution, localized at the metallurgical junctions. For any segment of the semiconductor, higher ac resistance directly represents a smaller derivative of the velocity with respect to field ($\partial v / \partial \mathcal{E}$) because

$$R_{ac} = -\frac{\partial \mathcal{E}}{q n \partial v} \frac{l}{A}. \quad (4)$$

Unfortunately, the direct measure of the term is difficult since the electric field change near the source junction is extremely small and varies two dimensionally with drain bias. In terms of physical effects, the DD model assumes that carrier velocity is directly determined by the electric field. In reality, velocity depends physically on the carrier energy whose changes are not spatially synchronous with changes of the electric field because of the *nonlocal* nature of carrier transport. This phenomenon is primarily reflected in higher order transport models [16] such as the HD formulation and easily observed near the drain junction where the spatial variation of the electric field is sufficiently abrupt. By contrast, the electric field variation near the source junction is quite small; the HD model gives almost the same value of velocity as can be extracted based on the classical $v - \mathcal{E}$ relationship. However, the nonlocal effect produces spatial latency in response to the electric field change, and effectively makes velocity less sensitive to the field at the source-end compared to that predicted using the DD model. Hence, the HD model exhibits a smaller derivative of the velocity with respect

to the field, which subsequently causes a higher local ac resistance and larger impedance field.

IV. CONCLUSIONS

This work analyzes excess thermal noise in short channel MOSFETs, using a hybrid numerical noise simulation method. Drain current noise is dominated by the source-side contributions. Moreover, the excess noise is caused not by the local noise source but by the effects of the impedance field. While both the DD and HD models show almost the same values of velocity due to small electric field at the source, the nonlocal transport behavior causes a small derivative of velocity with respect to the electric field. The resulting higher local ac resistance near the source junction increases the impedance field and is directly reflected in excess noise and strong gate length dependence. This phenomenon can not be accounted for using the conventional DD model because of the local nature in the $v - \mathcal{E}$ relationship. Thus, higher order transport models, such as the HD formulation, are essential in considering noise simulations for scaled MOSFET devices.

ACKNOWLEDGMENT

The authors would like to thank Prof. M. Lundstrom of Purdue University for helpful discussions concerning transport models, and Texas Instruments for mentoring and promoting this project.

REFERENCES

- [1] A. van der Ziel, *Noise in Solid State Devices and Circuits*. New York: Wiley, 1986, ch. 5.
- [2] R. P. Jindal, "Hot-electron effects on channel thermal noise in fine-line NMOS field-effect transistors," *IEEE Trans. Electron Devices*, vol. ED-33, pp. 1395–1397, Sept. 1986.
- [3] S. Tedja, J. Van der Spiegel, and H. H. Williams, "Analytical and experimental studies of thermal noise in MOSFET's," *IEEE Trans. Electron Devices*, vol. 41, pp. 2069–2075, Nov. 1994.
- [4] A. J. Scholten *et al.*, "Accurate thermal noise model for deep-submicron CMOS," in *IEDM Tech. Dig.*, Dec. 1999, pp. 155–158.
- [5] G. Knoblinger, P. Klein, and M. Tiebout, "A new model for thermal channel noise of deep submicron MOSFET's and its application in RF-CMOS design," in *Proc. Symp. VLSI Circuits*, Honolulu, HI, Jun. 2000, pp. 150–153.
- [6] D. P. Triantis, A. N. Birbas, and D. Kondis, "Thermal noise modeling for short-channel MOSFET's," *IEEE Trans. Electron Devices*, vol. 43, pp. 1950–1955, Nov. 1996.
- [7] C. H. Chen and M. J. Deen, "High frequency noise of MOSFET's. I. Modeling," *Solid-State Electron.*, vol. 42, pp. 2069–2081, Nov. 1998.
- [8] K. M. van Vliet, "Markov approach to density fluctuations due to transport and scattering. II. Applications," *J. Math. Phys.*, vol. 12, pp. 1998–2012, Sept. 1971.
- [9] K. K. Thornber, "Some consequences of spatial correlation on noise calculations," *Solid-State Electron.*, vol. 17, pp. 95–97, Jan. 1974.
- [10] F. Danneville *et al.*, "Microscopic noise modeling and macroscopic noise models: How good a connection?," *IEEE Trans. Electron Devices*, vol. 41, pp. 779–786, May 1994.
- [11] J.-S. Goo *et al.*, "RF noise simulation for submicron MOSFET's based on hydrodynamic model," in *Proc. Symp. VLSI Technology*, Kyoto, Japan, June 1999, pp. 153–154.
- [12] Avant! Corp., <http://www.avanticorp.com/~Avant!/~SolutionsProducts/~Products/~Item/~1,1172,39,00.html>.
- [13] A. Cappy and W. Heinrich, "High-frequency FET noise performance: A new approach," *IEEE Trans. Electron Devices*, vol. 36, pp. 403–409, Feb. 1989.
- [14] J.-S. Goo *et al.*, "An accurate and efficient high frequency noise simulation technique for deep submicron MOSFETs," *IEEE Trans. Electron Devices*, vol. 47, pp. 2410–2419, Dec. 2000.
- [15] W. Shockley, J. A. Copeland, and R. P. James, "The impedance field method of noise calculation in active semiconductor devices," *Quantum Theory of Atoms, Molecules and the Solid-State*, pp. 537–563, 1966.
- [16] C. Fiegna, F. Venturi, E. Sangiorgi, and B. Riccò, "Efficient nonlocal modeling of the electron energy distribution in sub-micron MOSFETS," in *IEDM Tech. Dig.*, Dec. 1990, pp. 451–454.