


## PlasMOStor: A Metal#Oxide#Si Field Effect Plasmonic Modulator

Jennifer A. Dionne, Kenneth Diest, Luke A. Sweatlock, and Harry A. Atwater

*Nano Lett.*, Article ASAP • DOI: 10.1021/nl803868k

Downloaded from <http://pubs.acs.org> on January 27, 2009



### More About This Article

Additional resources and features associated with this article are available within the HTML version:

- Supporting Information
- Access to high resolution figures
- Links to articles and content related to this article
- Copyright permission to reproduce figures and/or text from this article

[View the Full Text HTML](#)

# PlasMOSstor: A Metal–Oxide–Si Field Effect Plasmonic Modulator

Jennifer A. Dionne,<sup>†‡</sup> Kenneth Diest,<sup>†</sup> Luke A. Sweatlock,<sup>§</sup> and Harry A. Atwater\*

*Thomas J. Watson Laboratories of Applied Physics, California Institute of Technology,  
Mail Code 128-95, Pasadena, California 91125*

*Received December 22, 2008; Revised Manuscript Received January 5, 2009*

## ABSTRACT

Realization of chip-based all-optical and optoelectronic computational networks will require ultracompact Si-compatible modulators, ideally comprising dimensions, materials, and functionality similar to electronic complementary metal–oxide–semiconductor (CMOS) components. Here we demonstrate such a modulator, based on field-effect modulation of plasmon waveguide modes in a MOS geometry. Near-infrared transmission between an optical source and drain is controlled by a gate voltage that drives the MOS into accumulation. Using the gate oxide as an optical channel, electro-optic modulation is achieved in device volumes of half of a cubic wavelength with femtojoule switching energies and the potential for gigahertz modulation frequencies.

The integrated circuits ubiquitous in modern technology were critically enabled by the invention of the metal–oxide–semiconductor field effect transistor (MOSFET) — a three-terminal device that modulates current flow between a source and drain via an applied electric field. Since the first successful demonstration of MOSFETs in the 1960s, silicon devices and circuits have continuously scaled according to Moore’s law, increasing both the integration density and bandwidth of complementary metal–oxide–semiconductor (CMOS) networks. At present, microprocessors contain over 800 million transistors clocked at 3 GHz, with transistor gate lengths as small as 35 nm.<sup>1,2</sup> Unfortunately, as gate lengths approach the single-nanometer scale, MOS scaling is accompanied by increased circuit delay and higher electronic power dissipation — a substantial hurdle to Moore’s law often referred to as the “interconnect bottleneck”.

To circumvent the electrical and thermal parasitics associated with MOS scaling, new interconnect technologies are being considered. Particular attention has been given to optical technologies, which could achieve high integration densities without significant electrical limitations.<sup>3–5</sup> On-chip optical components would offer a substantially higher bandwidth, a lower latency, and a reduced power dissipation compared with electronic components.<sup>3,4,6</sup> Unfortunately, optical components are generally bulky relative to CMOS electronic devices, comprising dimensions on the order of the signal wavelength.

Use of plasmonic components offers a unique opportunity for addressing the size mismatch between electrical and optical components. Plasmonic devices convert optical signals into surface electromagnetic waves propagating along metal–dielectric interfaces. Because surface plasmons exhibit extremely small wavelengths and high local field intensities, optical confinement can scale to deep subwavelength dimensions in plasmonic structures.

Recent reports have demonstrated passive and active plasmonic components that combine low optical loss with high mode confinement. Metal–dielectric channels<sup>7–9</sup> and metal–insulator–metal slot structures<sup>10–13</sup> have formed the basis for subwavelength plasmonic waveguides, interferometers, and resonators.<sup>14</sup> In addition, plasmon modulators based on quantum dots,<sup>15</sup> ferroelectric materials,<sup>16</sup> or liquid crystals<sup>17</sup> have been proposed and demonstrated. However, in terms of integrating standard Si-based electronics with Si-based photonics, it would be highly desirable to develop a suite of plasmonic devices with Si as the active medium. This approach would allow for compatibility with standard CMOS processing techniques and potential integration into existing Si-based photonic networks. Unfortunately, unstrained Si exhibits an indirect bandgap and no linear electro-optic effect, yielding a continuous-wave optical response that is typically either slow or weak.<sup>18,19</sup> To date, neither a Si-based plasmonic waveguide nor plasmonic modulator have been demonstrated.


Here, we present an experimental demonstration of a field effect Si modulator based on multimode interferometry in a plasmonic waveguide. Like the Si-based modulators implemented by Lipson and colleagues,<sup>20</sup> this device utilizes high optical mode confinement to enhance electro-optical non-

\* To whom correspondence should be addressed, haa@caltech.edu.

† These authors contributed equally to this work.

‡ Present address: Department of Chemistry, University of California, Berkeley, Berkeley, CA 94720.


§ Present address: Northrop Grumman Space Technology, One Space Park, Redondo Beach, CA 90278.



**Figure 1.** Geometry of the Si field effect plasmonic modulator (plasmistor). (a) Cross-sectional schematic of the modulator. A  $\sim 170$  nm thick Si film is coated with a thin, 10 nm  $\text{SiO}_2$  layer and clad with Ag. Subwavelength slits milled through the Ag cladding form the optical source and drain, through which light is coupled into and out of the modulator. (b) Scanning electron micrograph of the plasmistor as viewed from the optical source side. The optical drain is visible due to electron transparency. The inset shows a cross-sectional cut through the four-layer plasmistor waveguide (scale bar is 500 nm).

linearities in Si. Moreover, like the Si optical modulator of Liu and colleagues,<sup>21</sup> this device exploits the fast modulation of accumulation conditions in a metal–oxide–semiconductor (MOS) capacitor. In contrast with these and related<sup>22</sup> structures, our plasmonic modulator can achieve modulation ratios approaching 10 dB in device volumes of half a cubic wavelength. In particular, our device illustrates that conventional scaled MOSFETs can operate as optical modulators, by transforming the channel oxide into a plasmon slot waveguide.

Figure 1 illustrates the geometry of our plasmonic MOS modulator, called a “plasmistor”. As seen in Figure 1a, the modulator consists of a four-layer metal–oxide–Si–metal waveguide. The plasmistor was prepared from single-crystalline, n-doped Si-on-insulator wafers. With standard etching and oxidation techniques, a large centimeter-scale suspended Si membrane was fabricated with a uniform thickness of approximately 170 nm and carrier concentrations of  $\sim 9 \times 10^{16}/\text{cm}^3$ . Subsequently, a thin 10 nm  $\text{SiO}_2$  layer was thermally grown on the top surface of the Si. Thermal evaporation was used to deposit 400 nm thick Ag layers onto each side of the membrane, forming both the plasmistor



**Figure 2.** Dispersion relations and tabulated mode properties of the plasmistor. (a) Calculated transverse-magnetic dispersion relation for the plasmistor in the voltage-off (depleted) state. The dark gray curves correspond to optimal dispersion relation solutions with the gray scale indicating the mode line width. Light lines for  $\text{SiO}_2$  (black solid line) and Si (cyan solid line) are also included. The horizontal gray dashed lines indicate free-space wavelengths of  $\lambda = 1.55 \mu\text{m}$  and  $\lambda = 685 \text{ nm}$ . Note that at a wavelength of  $\lambda = 1.55 \mu\text{m}$ , the depleted plasmistor supports two modes: a photonic mode lying to the left of the Si and  $\text{SiO}_2$  light lines (red arrow) and a plasmonic mode lying to the right of the Si light line (blue arrow). (b) Tabulated mode profiles, refractive indices, and losses for the plasmistor in both depletion (voltage-off) and accumulation (voltage-on) states at a wavelength of  $\lambda = 1.55 \mu\text{m}$ . Properties of the photonic mode are denoted in red, while properties of the plasmonic mode are denoted in blue.

cladding and the gate contact. Light was coupled into and out of the plasmistor via subwavelength slits etched into the top and bottom cladding layers (Figure 1b). This double-sided coupling configuration provides for a dark-field imaging configuration with minimal background signal, though end-fire excitation could also be used. Note that in this geometry, the slits function as the optical source (input) and drain (output) of the plasmistor. As seen in Figure 1b, the input slits are defined to a length of approximately  $4 \mu\text{m}$ , which determines the lateral extent of waveguided modes.<sup>12</sup> To map transmission as a function of device length, the source–drain separation was varied from approximately 1 to  $8 \mu\text{m}$  in 50 nm increments.

In the absence of an applied field at the gate, the plasmistor is fully depleted and light can be guided from the source to the drain through both the Si and  $\text{SiO}_2$  layers. Figure 2 illustrates the dispersion diagram and mode profiles that characterize the unbiased plasmistor waveguide. Modal

properties were calculated via a numerical solution of Maxwell's equations and assume uniform coupling across the waveguide stack. For reference, the dispersion diagram also includes the light lines in Si and SiO<sub>2</sub>, corresponding to light propagation through bulk media with refractive index  $n = n_{\text{Si}}$  or  $n_{\text{SiO}_2}$ .

As seen in Figure 2a, the plasmistor supports a variety of transverse magnetic modes. In particular, at a wavelength of  $\lambda = 1.55 \mu\text{m}$ , the unbiased plasmistor supports two modes: a photonic mode lying to the left of the Si and SiO<sub>2</sub> light lines (red arrow) and a plasmonic mode lying to the right of the Si light line (blue arrow). Both modes will be generated at the plasmistor source and can interfere either constructively or destructively at the drain, depending on the source–drain separation. As seen in Figure 2b, the photonic mode (red) is characterized by an electric field localized predominately in the Si core and a mode index of  $n = 0.375$ . In contrast, the plasmonic mode (blue) exhibits maximal field intensities within the SiO<sub>2</sub> channel and a mode index of  $n = 3.641$ . While the high plasmonic mode index arises from mode overlap with the Ag and Si layers, propagation losses remain relatively low. At  $\lambda = 1.55 \mu\text{m}$ , losses of the plasmonic and photonic modes are 0.207 and 2.37 dB/ $\mu\text{m}$ , respectively. For both modes, fields in the metal cladding decay within approximately 20 nm of the Ag–Si and Ag–SiO<sub>2</sub> interfaces.

The nearly flat dispersion of the photonic mode around  $\lambda = 1.55 \mu\text{m}$  suggests that this mode will be extremely sensitive to changes in the Si complex index. For example, modifying the Si index through free-carrier absorption will push this mode into cutoff, such that the dispersion curve intercepts the energy axis just above  $\lambda = 1.55 \mu\text{m}$ . The remaining plasmonic mode will then propagate through the plasmistor without interference from the photonic mode.

In the plasmistor, such changes in the Si index are induced by applying a positive bias to the gate. For drive voltages above the flat-band voltage, electrons in the n-type Si form an accumulation layer characterized by a peak carrier concentration at the Si/SiO<sub>2</sub> interface and a spatial extent given by the Debye length. Figure 2b tabulates the theoretical change of mode index and propagation length with the onset of accumulation. To represent the spatially varying charge distribution predicted by Poisson's equation, the accumulation layer is modeled as five discrete Drude layers of varying conductivity, with an average plasma frequency of  $7.94 \times 10^{14}$  Hz and a Debye decay length of 14 nm. Note that both the Drude model and the Debye approximation were used for simplicity. As expected, the effective index and losses of the plasmonic mode exhibit very little change between the voltage-off (depletion) and voltage-on (accumulation) states. In particular, the plasmonic mode index varies from the off state by  $\Delta n = 0.008$ , and losses are only slightly increased to 0.228 dB/ $\mu\text{m}$ . However, the photonic mode is pushed into cutoff, as indicated by the near-zero mode index and substantially increased losses (i.e., the photonic mode becomes evanescent and can no longer propagate power through the device). Therefore, in the accumulation state, the plasmistor will guide near-infrared light almost exclu-

sively through the SiO<sub>2</sub> channel,<sup>23</sup> solely via the plasmonic mode.


Modulation of the electric field distribution and out-coupled power is illustrated in the finite difference time domain simulations of Figure 3. In these simulations, the plasmistor is illuminated through the optical source with a Gaussian beam of wavelength  $\lambda = 1.55 \mu\text{m}$  or  $\lambda = 685 \text{ nm}$ , and the source–drain separation is set to  $d = 2 \mu\text{m}$ . As seen in the left column of Figure 3a, in the absence of an applied field, plasmistor transmission at  $\lambda = 1.55 \mu\text{m}$  is distributed throughout the Si core with sparse regions of high electric field in the oxide slot. However, with the onset of accumulation, the field transmitted within the Si core is notably decreased. As seen in the right column of Figure 3a, plasmistor fields are localized predominately within the 10 nm thick oxide layer, which acts as a channel between the optical source and optical drain. Within the slot, pronounced maxima and minima within the resonator can be observed with a wavelength of approximately 225 nm.

By choosing the source–drain separation to correspond to a condition of destructive interference between the photonic and plasmonic modes, plasmistor transmission can be substantially increased by inducing accumulation. Figure 3b plots the total power transmitted through the plasmistor at  $\lambda = 1.55 \mu\text{m}$ , with  $d = 2 \mu\text{m}$ . On comparison of intensities at the optical drain between the voltage-off and voltage-on states, simulated modulation ratios exceeding +10 dB can be observed.

As wavelengths approach the visible range, the plasmistor begins to support a number of photonic and plasmonic modes (see Figure 2a). At  $\lambda = 685 \text{ nm}$ , for example, the unbiased plasmistor exhibits three modes with effective indices of  $n = 5.36, 3.40,$  and  $2.28$ . An applied field shifts these indices to  $n = 5.35, 3.34,$  and  $2.15$ . Such multimode behavior is readily visualized in the simulated images of panels c and d of Figure 3. However, because Si is more absorbing in the visible region, the propagation lengths of these modes do not exceed  $3 \mu\text{m}$ . The accumulation layer induces higher losses in the structure, and modulation between the voltage-off and voltage-on states results almost exclusively from absorption of all modes. The higher absorption and multimode behavior at visible wavelengths suggest that this particular plasmistor design is ideally suited for near-infrared operation.

Experimental capacitance–voltage (CV) curves were used to characterize the electrical response of our fabricated plasmistor. Figure 4a shows a high-frequency CV curve obtained with a driving frequency of 100 kHz, measured over an area of approximately  $100 \mu\text{m} \times 100 \mu\text{m}$ . As the figure reveals, the plasmistor is in a state of inversion for negative biases, depletion for biases between 0 and 0.7 V and accumulation for biases greater than 0.7 V. The flat-band voltage, where the Si layer is charge neutral, occurs around 0.5 V. From the total observed accumulation capacitance (35 pF) of this sample region  $A_{\text{meas}}$ , we infer the capacitance of a typical plasmistor with areal dimensions  $A_{\text{plasmistor}} = 4 \mu\text{m}^2$  as  $C_{\text{plasmistor}} = C_{\text{meas}}(A_{\text{plasmistor}}/A_{\text{meas}}) = 14 \text{ fF}$ .






**Figure 3.** Finite difference time domain simulations of the plasmistor, showing the total electric field and the transmitted power for a  $2\ \mu\text{m}$  long optical source–drain separation. All panels correspond to the same plasmistor geometry, illuminated through the optical source with a Gaussian beam of wavelength  $\lambda = 1.55\ \mu\text{m}$  (a, b) or  $\lambda = 685\ \text{nm}$  (c, d). The slits are centered at  $x = \pm 1\ \mu\text{m}$ , with the Ag/air interfaces located at  $y \approx \pm 0.5\ \mu\text{m}$ . The electric field (a, c) and power (b, d) are monitored in both the voltage-off (depleted) and voltage-on (accumulated) states at each wavelength. The accumulated plasmistor state is modeled by modifying the unbiased Si permittivity with a spatially-varying Drude permittivity that reflects the increased charge concentration. (a) For plasmistor excitation with  $\lambda = 1.55\ \mu\text{m}$  illumination and no applied gate bias (left column), fields are distributed throughout the Si core with sparse regions of high electric field in the oxide slot. However, with the onset of accumulation (right column), the Si-core mode is cutoff and fields are predominately confined to the thin SiO<sub>2</sub> slot. (b) When the power profiles are monitored in both the voltage-off (left column) and voltage-on (right column) states, a 10 dB increase in output power can be seen in the on (accumulated) state. (c and d) At  $\lambda = 685\ \text{nm}$ , increased Si losses and multiple plasmistor modes decrease the observed field and power modulation between the voltage-off (left column) and voltage-on (right column) states.

To characterize the optical response, the out-coupled intensity from the plasmistor was monitored as a function of gate bias. An infrared laser source ( $\lambda = 1.55\ \mu\text{m}$ ) was focused onto a single device and transmission through the optical drain was imaged using a  $50\times$  microscope objective coupled to a Ge detector. Depending on the source–drain separation — and hence the interference condition of the photonic and plasmonic modes in the depleted state — transmitted intensity could increase or decrease with applied bias. As seen in Figure 4b, a modulator of length  $d_1 = 2.2\ \mu\text{m}$  exhibits a pronounced intensity increase with increasing positive bias for  $\lambda = 1.55\ \mu\text{m}$ . Consistent with the capacitance–voltage curves, modulation saturates around 0.7 V, corresponding to the onset of accumulation. In contrast, a modulator of length  $d_2 = 7.0\ \mu\text{m}$  exhibits a 30% decrease in transmitted intensity for  $\lambda = 1.55\ \mu\text{m}$ .

Full experimental optical characterization was achieved by varying the source–drain separation and the illumination wavelength, both with and without an applied bias. Panels c and d of Figure 4 show plasmistor transmission as a function of resonator length for source wavelengths of 685 nm and  $1.55\ \mu\text{m}$ , respectively. As seen in Figure 4c, at a wavelength of 685 nm, negligible modulation is observed for TM-polarized light between the voltage on and off states of the modulator. For shorter cavity lengths, transmission predominately decreases with applied bias. Cavities longer than  $2.5\ \mu\text{m}$  are dominated extinction, consistent with mode propagation lengths derived from calculations.

In contrast, the plasmistor exhibits pronounced modulation for near-infrared sources. As seen in Figure 4d, with no applied bias, plasmistor transmission at  $\lambda = 1.55\ \mu\text{m}$  is characterized by an output signal comprised of both high- and low-frequency components. As illustrated by the dispersion diagram of Figure 2, these components correspond to the plasmonic and photonic waveguide modes, respectively. An applied bias of 0.75 V forces the photonic mode into cutoff, leaving only a single, high-frequency mode in the waveguide. Experimentally, the observed propagation length of this mode is in fair agreement the plasmonic mode losses predicted from calculations. The observed mode index is about half the calculated plasmon index, likely due to aliasing effects arising from the chosen optical source–drain separation step size. Still, source–drain separations ranging from 1 to  $8\ \mu\text{m}$  exhibit amplitude modulation ratios ranging between  $-3.15\ \text{dB}$  (at  $d = 7.5\ \mu\text{m}$ ) and  $4.56\ \text{dB}$  (at  $d = 2.6\ \mu\text{m}$ ). Moreover, theoretical fits to the experimental data indicate that higher modulation ratios may be possible at shorter source–drain separations. Such observations are consistent with the simulations of Figure 3. To our knowledge, this plasmistor yields one of the highest reported near-infrared Si modulation depths in the smallest reported volume, with device volumes as small as one-half of a cubic wavelength.

Plasmistor modulation depths remain high for wavelengths spanning from  $1.48$  to  $1.58\ \mu\text{m}$  (the range of our infrared source), where changes in the complex refractive index of



**Figure 4.** Experimental electrical and optical characterization of the plasmistor. (a) High-frequency (100 kHz) capacitance–voltage curve of the modulator over a  $\sim 100 \times 100 \mu\text{m}^2$  area, showing that the plasmistor is in inversion for negative biases, depletion for biases between 0 and 0.7 V, and accumulation for voltages exceeding 0.7 V. The flatband voltage, where the Si is charge neutral, occurs around 0.5 V. From the accumulation capacitance of 35 pF, a device capacitance of 14 fF may be inferred for a typical  $4 \mu\text{m}^2$  plasmistor. (b) Optical drain intensity as a function of gate bias for two source–drain separations ( $d_1 = 2.2 \mu\text{m}$  and  $d_2 = 7.0 \mu\text{m}$ ) at  $\lambda = 1.55 \mu\text{m}$ . The onset of significant modulation occurs around 0.5 V and saturates around 0.7 V, consistent with the accumulation-based operation of the device. (c and d) Optical drain intensity as a function of source–drain separation for the voltage-off state (blue,  $V = 0$ ) and the voltage-on states (red,  $V = 0.75$  V) at  $\lambda = 685 \text{ nm}$  (c) and  $\lambda = 1.55 \mu\text{m}$  (d). Experimental points are shown as open circles, with the radius encompassing the experimental error. Best fits based on resonator theory are shown as solid lines.


Si induce cutoff of the photonic mode. For these wavelengths, significant modulation is preferentially observed in shorter resonator lengths ( $d < 3 \mu\text{m}$ ), which in the depleted state produce destructive interference between the photonic and plasmonic modes. Previous Si modulators based on MOS capacitors, in contrast, require device lengths on the order of millimeters.<sup>21</sup> Interestingly, the internal waveguide propagation losses of the plasmistor are not significantly higher than 1 dB (for a source–drain separation of  $d = 2.2 \mu\text{m}$ , the plasmonic mode has a propagation loss of 0.5 dB). Thus, despite the higher losses generally associated with plasmonic components, the plasmistor exhibits propagation losses that are comparable with traditional Si- or dielectric-based modulators.<sup>20–22</sup>

We note that the prototype plasmistor reported here incurs additional losses from mode insertion and extraction through the “source” and “drain” slits employed in our device. Using full field electromagnetic simulations, we calculate an insertion loss of  $-12.8 \pm 0.1 \text{ dB}$  and an extraction loss

of  $-3 \pm 1 \text{ dB}$ . Combined with the waveguide propagation losses, then, this prototype plasmistor exhibits a total on-chip loss of approximately  $-17 \text{ dB}$ , in rough accord with the total experimentally determined loss of approximately  $-20 \text{ dB}$ . However, we do not consider these high coupling losses intrinsic to device operation, since slit coupling is not fundamental to plasmistor modulation. In fact, our simulations indicate that by modifying the coupling geometry to simple, nonoptimized end-fire excitation from a Si-waveguide, an increased coupling efficiency of 36% (coupling losses of 4.4 dB) can be achieved. Moreover, as reported by Veronis and Fan,<sup>24</sup> optimization techniques have been proposed to achieve  $>90\%$  incoupling efficiencies into plasmonic waveguides, corresponding to coupling losses as low as 0.3 dB. Thus, future plasmistors with a device length of approximately  $2 \mu\text{m}$  and more optimal incoupling could achieve overall “on” state losses as low as 1.1 dB.

The frequency response of the plasmistor was characterized by applying a 4 V, 100 kHz pulse train to the modulator with a rise time of 10 ns. Plasmistor switching was determined to be at least as fast as 10 ns, which was limited by the frequency response of our pulse generator. We note, however, that modulation speeds of a plasmistor are likely to be fundamentally limited by the speed of formation of the MOS accumulation layer, as is true in a conventional small-geometry MOSFET; accordingly, plasmistor operation should be compatible with gigahertz modulation frequencies.

To explore the potential for gigahertz modulation in more detail, we conducted circuit simulations of our plasmistor driven into accumulation by *optical* means. For example, a photodiode connected to the plasmistor gate could provide sufficient power to modulate the channel properties.<sup>25</sup> Provided the photodiode could produce gate voltages exceeding 0.7 V, this coupled plasmistor–photodiode system could form the basis for all-optical MOS-based modulation. Figure 5 proposes such a scheme for all-optical modulation. As seen, a Ge p–i–n photodiode is connected to the plasmistor in parallel with a dielectric (a resistor). Here, the plasmistor is modeled using the experimentally inferred capacitance (14 fF) of a typical  $4 \mu\text{m}^2$  device. Similarly, the photodiode is modeled using circuit parameters from state-of-the-art small photodiodes<sup>26</sup> exhibiting quantum efficiencies of 10% under 6 mW optical illumination. Using a photodiode with an active area of  $75 \mu\text{m}^2$  and an  $\sim 40 \text{ GHz}$  bandwidth,<sup>26</sup> circuit simulation indicates coupled plasmistor–photodiode bandwidths of 3 GHz (Figure 5a). Scaling the photodiode active area to  $4 \mu\text{m}^2$  (and thereby increasing the photodiode bandwidth<sup>26</sup>), coupled plasmistor–photodiode bandwidths increase to 15 GHz. Further improvements could be achieved by varying the oxide thickness or the plasmistor gate length. Moreover, by tuning the magnitude of the optical carrier ( $\lambda_1$ ) and signal ( $\lambda_2$ ) sources, this coupled photodiode–plasmistor system could exhibit signal gain at the plasmistor drain.<sup>25</sup> This three-terminal, integrated optical device requires no electronic conditioning and can be fabricated from SOI waveguide technology, using, for instance, local oxidation of silicon (LOCOS) processing. Such processing would



**Figure 5.** An all-optical, SOI-based plasmistor. An ideal photodiode is connected to a load resistor and the plasmistor, forming a three-terminal device capable of gigahertz operation. (a) Circuit analysis of the coupled photodiode–plasmistor system, modeling the photodiode after ref 26 and the plasmistor as a MOS capacitor with a capacitance of 14 fF. The load resistance was chosen so that the photodiode provides the appropriate gate bias to the plasmistor. Photodiodes with active areas of  $75 \mu\text{m}^2$  (gray curve) and  $4 \mu\text{m}^2$  (black curve) allow system bandwidths (3 dB roll-off frequencies) of 3 and 15 GHz, respectively. Bandwidths could potentially be improved by further decreasing the photodiode size or the modifying the channel thickness. Circuit parameters for the  $75 \mu\text{m}^2$  diode, load resistor ( $R_L$ ), and plasmistor MOS capacitor ( $C_1$ ) are  $J_0 = 0.6 \text{ mA}$ ,  $C_p = 66 \text{ fF}$ ,  $R_s = 32 \Omega$ ,  $R_l = 1200 \Omega$ ,  $C_1 = 14 \text{ fF}$ . Parameters for the  $4 \mu\text{m}^2$  diode, resistor, and plasmistor are  $J_0 = 0.6 \text{ mA}$ ,  $C_p = 2 \text{ fF}$ ,  $R_s = 50 \Omega$ ,  $R_l = 1200 \Omega$ ,  $C_1 = 14 \text{ fF}$ . (b) Schematic of an SOI-based all-optical plasmistor. Note that the dimensions of this device could reach subwavelength scales.

facilitate CMOS compatibility while minimizing optical insertion losses.

The plasmistor offers a unique opportunity for compact, Si-based field effect optical modulation using scaled electronic MOSFET technology. The empirically determined switching voltage (0.7 V) and capacitance (14 fF) yield a required switching energy of  $E = CV^2 = 6.8 \text{ fJ}$  for a typical  $4 \mu\text{m}^2$  plasmistor device, commensurate with existing CMOS and optical logic gates.<sup>27</sup> To our knowledge, the plasmistor achieves the first electrical amplitude modulation of light in a plasmon waveguide. Furthermore, by modulating optical signals with a photodiode coupled to the gate, the plasmistor promises potential for opto-electronic and perhaps even all-optical Si-based modulation.

**Acknowledgment.** This research was supported by the AFOSR under Grants FA9550-06-1-0480 and FA9550-04-

1-0434. We also acknowledge use of facilities of the Center for Science and Engineering of Materials and of the NSF MRSEC. We thank G. deRose, M. Kelzenberg, C. Hofmann, H. Lezec, D. Pacifici, O. Painter, A. Polman, and E. Verhagen for engaging discussions and technical assistance. Special thanks are given to R. Briggs for assistance with membrane fabrication and R. Walters for data collection software and assistance with infrared optical testing. J.A.D. acknowledges support from the NSF and an NDSEG fellowship administered by the Army Research Office.

## References

- (1) Iwai, H. *Solid-State Electron.* **2004**, *48*, 497–503.
- (2) Bohr, M. Intel's silicon research and development pipeline, 2006, Technical Report, [http://download.intel.com/technology/silicon/Bohr\\_IDF\\_Moscow\\_0406.pdf](http://download.intel.com/technology/silicon/Bohr_IDF_Moscow_0406.pdf).
- (3) Miller, D. A. B. *Proc. IEEE* **2000**, *88*, 728–749.
- (4) Vlasov, Y. A.; O'Boyle, M.; Hamann, H. F.; McNab, S. J. *Nature* **2005**, *438*, 65–69.
- (5) Tominaga, J.; Mihalcea, C.; Büchel, D.; Fukuda, H.; Nakano, T.; Atoda, N.; Fuji, H.; Kikukawa, T. *Appl. Phys. Lett.* **2001**, *78*, 2417–2419.
- (6) Ozbay, E. *Science* **2006**, *311*, 189–193.
- (7) Bozhevolnyi, S. I.; Volkov, V. S.; Devaux, E.; Ebbesen, T. W. *Phys. Rev. Lett.* **2005**, *95*, 046802.
- (8) Pile, D. F. P.; Gramotnev, D. K. *Opt. Lett.* **2004**, *29*, 1069–1071.
- (9) Bozhevolnyi, S. I.; Volkov, V. S.; Devaux, E.; Laluet, J.; Ebbesen, T. W. *Nature* **2006**, *440*, 508–511.
- (10) Zia, R.; Selker, M. D.; Catrysse, P. B.; Brongersma, M. L. *J. Opt. Soc. Am. A* **2004**, *21*, 2442–2446.
- (11) Dionne, J. A.; Sweatlock, L. A.; Polman, A.; Atwater, H. A. *Phys. Rev. B* **2006**, *73*, 035407.
- (12) Dionne, J. A.; Lezec, H. J.; Atwater, H. A. *Nano Lett.* **2006**, *6*, 1928–1932.
- (13) Shimizu, K. T.; Pala, R. A.; Fabbri, J. D.; Brongersma, M. L.; Melosh, N. A. *Nano Lett.* **2006**, *6*, 2797–2803.
- (14) Hofmann, C. E.; Decker, R.; Klappenberger, F.; Zoppellaro, G.; Klyatskaya, S.; Ruben, M.; Silanes, I.; Arnau, A.; Kern, K.; Brune, H.; Barth, J. V. *Nano Lett.* **2007**, *7*, 3612–3617.
- (15) Pacifici, D.; Lezec, H. J.; Atwater, H. A. *Nat. Photonics* **2007**, *1*, 402–406.
- (16) Liu, S. W.; Xiao, M. *Appl. Phys. Lett.* **2006**, *88*, 143512.
- (17) Evans, P. R.; Wurtz, G. A.; Hendren, W. R.; Atkinson, R.; Dickson, W.; Zayats, A. V.; Pollard, R. J. *Appl. Phys. Lett.* **2007**, *91*, 043101.
- (18) Soref, R. A.; Bennett, B. R. *IEEE J. Quantum Electron.* **1987**, *23*, 123–129.
- (19) Soref, R. A. *Proc. IEEE* **1993**, *81*, 1687–1706.
- (20) Xu, Q.; Schmidt, B.; Pradhan, S.; Lipson, M. *Nature* **2005**, *435*, 325–327.
- (21) Liu, A.; Jones, R.; Liao, L.; Samara-Rubio, D.; Rubin, D.; Cohen, O.; Nicolaescu, R.; Paniccia, M. *Nature* **2004**, *427*, 615–618.
- (22) Liu, J.; Beals, M.; Pomerene, A.; Bernardis, S.; Sun, R.; Cheng, J.; Kimerling, L. C.; Michel, J. *Nat. Photonics* **2008**, *2*, 433–437.
- (23) Kuijk, M.; Vounckx, R. *J. Appl. Phys.* **1989**, *66*, 1544–1548.
- (24) Veronis, G.; Fan, S. *Opt. Express* **2007**, *3*, 1211–1221.
- (25) Okyaym, A. K.; Pethe, A. J.; Kuzum, D.; Latif, S.; Miller, D. A. B.; Saraswat, K. C. *Opt. Lett.* **2007**, *32*, 2022–2024.
- (26) Jutzi, M.; Berroth, M.; Wohl, G.; Oehme, M.; Kasper, E. *IEEE Photon. Technol. Lett.* **2005**, *17*, 1510–1512.
- (27) For comparison, existing Si-based optical logic gates require switching energies that range from 30 to  $2.8 \times 10^4 \text{ fJ}$  per bit and span lateral areas ranging from 30 to  $6000 \mu\text{m}^2$ . Tabulated properties of state-of-the-art Si-based modulators may be found in ref 22.

NL803868K