Potential Design and Transport Property of 0.1- μ m MOSFET with Asymmetric Channel Profile

Shinji Odanaka and Akira Hiroki

Abstract—This paper describes potential design and transport property of a 0.1- μ m n-MOSFET with asymmetric channel profile, which is formed by the tilt-angle ion-implantation after gate electrode formation. The relation between device performance and transport property of the asymmetric 0.1- μ m device is explored by Monte Carlo simulations and measured electrical characteristics. The self-consistent Monte Carlo device simulation coupled with a process simulator reveals higher electron velocity at the source end of the channel and velocity overshoot at the source side of the channel, and the smaller high-energy tail of the distribution in the drain. This transport property creates high drain current, large transconductance, and low substrate current of the 0.1- μ m n-MOSFET with asymmetric channel profile.

I. INTRODUCTION

INIATURIZATION of MOSFET's into 0.1- μ m regime is an attractive challenge to improve circuit performance and packing density in the future ULSI's. Recently, extensive experimental studies have been conducted on 0.1- μm MOSFET's [1]–[3]. Despite improvement in performance by device scaling, the future scaling of MOSFET's approaches the physical limits of fabrication processes and devices. In the 0.1- μ m regime and below, however, the nonequilibrium carrier transport is expected to be one of significant physical phenomena which allows the device design of high performance MOSFET's. The velocity overshoot, that is, velocities above 107 cm/s in Si at room temperature, was observed in the form of the high transconductance measured in the 0.1- μ m MOSFET [4]. The nonequilibrium transport properties in the 0.1- μ m MOSFET have been investigated using a Monte Carlo solution of the Boltzmann transport equation coupled with the Poisson equation [5], [6]. In order to take full advantage of velocity overshoot, the importance of the electric field at the source end of the channel was suggested by using the numerical momentum- and energy-balance equations [7].

This paper describes potential design and transport property of a 0.1- μ m n-MOSFET with asymmetric channel profile, which has been proposed to improve the performance of a MOSFET [8]. In quarter-micron regime asymmetric n-MOSFET device structures have been proposed to achieve high current drivability and hot-carrier reliability [9], [10]. Also, circuits applications of CMOS devices with asymmetric source/drain structure have been discussed [11]. In this work, the relation between device performance and transport

The authors are with the Semiconductor Research Center, Matsushita Electric Industrial Co., Ltd., Osaka 570, Japan.

Publisher Item Identifier S 0018-9383(97)02364-2.

property of the 0.1- μ m n-MOSFET with asymmetric channel profile is explored by Monte Carlo device simulations and measured electrical characteristics. The self-consistent Monte Carlo device simulation coupled with a process simulator provides a means for improving device performance in the actual 0.1- μ m MOSFET's. Section II describes a practical fabrication process and electrical characteristics of the 0.1- μ m n-MOSFET with asymmetric channel profile. Section III discusses the lateral potential design and transport properties of the asymmetric device in order to realize high performance of the 0.1- μ m n-MOSFET. In Section IV, performance and reliability results of the asymmetric device are discussed comparing with those of the conventional device.

II. FABRICATION PROCESS AND ELECTRICAL CHARACTERISTICS

The conventional and asymmetric 0.1-µm n-MOSFET's were fabricated, having the gate oxide thickness of 4 nm and the height of the gate polysilicon of 200 nm. The processing sequence of the asymmetric device is the same as that of the conventional device expcept for the channel implant. The impurity concentration of devices was designed by using a process simulator "SMART-P" [12]. For the 0.15-µm gate length, the metallurgical channel length is estimated to be 0.09 μ m. The conventional device has a uniform channel profile in the lateral direction and the 40 keV boron ions with a dose of 7.0×10^{12} cm⁻² were implanted to adjust the threshold voltage before gate electrode formation. The simulated channel profile is obtained, with a surface boron concentration of $1.0\times10^{17}~{\rm cm^{-3}}$ and a peak value of $5.0\times10^{17}~{\rm cm^{-3}}$ at 0.1- μ m below the Si-SiO₂ interface. The asymmetric channel profile is formed by the threshold adjustment implantation with appropriate orientation after gate electrode formation. For such a channel implant, the 80 keV BF2 ions with a dose of 1.0×10^{13} cm⁻² were implanted with a tilt-angle of 7°. Fig. 1 shows the lateral impurity profiles of the asymmetric device as a function of the channel implant energy. The surface boron concentration reaches 4×10^{17} cm⁻³ at the source end of the channel and the boron concentration is gradually reduced along the channel down to the order of 10^{16} cm⁻³ near the drain. As seen in Fig. 1, the asymmetry in the lateral channel profile becomes weak as the BF2 implant energy decreases. The result indicates that the 80-keV BF2 implantation generates an asymmetric channel profile in the $0.15-\mu m$ gate length. After gate electrode formation the arsenic ions with a dose of 1.0×10^{14} cm⁻² were implanted at an energy of 10 keV to form the shallow source/drain extensions, which suppress

Manuscript received April 15, 1996; revised October 15, 1996. The review of this paper was reviewed by Editor D. P. Verret.



Fig. 1. Lateral impurity profiles of the asymmetric n-MOSFET's at the Si/SiO_2 interface as a function of the channel implant energy.



Fig. 2. Linear and saturation threshold voltages as a function of the gate length for the asymmetric and conventional n-MOSFET's.

the short-channel effects, reducing the source/drain parasitic resistance. After sidewall formation at low temperature, the deep source/drain regions are formed with a high arsenic dose of 6×10^{15} cm⁻² at an energy of 40 keV, followed by a rapid thermal anneal at 1050 °C for 10 s.

In the quarter-micron regime such a lateral channel profile of n-MOSFET was obtained by using a complicated DSA-MOSFET channel formation adding the mask step [10]. For the channel implant, boron ions through source windows were implanted, followed by annealing at 1000 °C for 30 min. Hence the fabricated device suffers from high source junction capacitance and difficulty in scaling down into sub-quarter micron regime due to high heat treatment. Also, the transport mechanism was not cleared in the previous work [10]. The present process provides a practical fabrication process of asymmetric channel profile and allows the scaling of the asymmetric device down to the 0.1- μ m regime.

Fig. 2 shows linear and saturation threshold voltages as a function of gate length for both asymmetric and conventional devices. The threshold voltage is defined as the gate voltage for the drain current of $(W/L) \cdot 50$ nA, where L is the



Fig. 3. Measured subthreshold characteristics for the asymmetric and conventional devices with the gate length of 0.15 μ m.



Fig. 4. Measured I-V characteristics of the asymmetric and conventional n-MOSFET's with the gate length of 0.15 μ m. Both devices exhibit the same threshold voltage of 0.16 V at $V_{\rm DS} = 1.5$ V.

gate length and W is the gate width. Also, the measured subthreshold characteristics for the n-MOSFET's with the gate length of 0.15 μ m are shown in Fig. 3. Both devices exhibit the same saturation threshold voltage of 0.16 V at $V_{\rm DS} = 1.5 \text{ V}$ and the linear threshold voltages are 0.20 V for the asymmetric device and 0.24 V for the conventional device. The subthreshold slopes at $V_{\rm DS} = 0.1$ V were 88 mV/dec for the asymmetric device and 82 mV/dec for the conventional device, respectively. As shown in Fig. 2, the asymmetric n-MOSFET structure allows the improved shortchannel effect down to the 0.1- μ m gate length because of the high boron concentration at the source side, resulting in a reverse short-channel effect for the linear threshold. Measured I-V characteristics for these devices with the gate length of 0.15 μ m are compared in Fig. 4. As expected, the asymmetric device shows higher drain current than that of the conventional device. The measued result indicates that the saturation current of the symmetric device is 20% larger than that of the conventional device at $V_{\text{GS}} = 1.0$ V and $V_{\text{DS}} = 1.0$ V.



Fig. 5. Simulated surface potentials of the asymmetric and conventional n-MOSFET's at 5 nm below the Si-SiO₂ interface. The metallurgical channel is assumed to extend from 0.025 to 0.115 μ m. In the reverse mode of the asymmetric device, the source and drain terminals are interchanged.



Fig. 6. Simulated electric fields along the channel, corresponding to the surface potentials shown in Fig. 5.

III. POTENTIAL DESIGN AND TRANSPORT PROPERTY

In this section, the electron transport property of the asymmetric n-MOSFET is investigated by using the Monte Carlo simulation coupled with the Poisson equation. The model for scattering rates and many-band model, described in [13], were adopted for the Monte Carlo transport model. The program of the Monte Carlo transport model is implemented into a process/device integrated simulator "SMART-II" [14] in a parallelized code [15], [16] to obtain an accurate description of the devices. This approach allows the Monte Carlo device simulation using the process simulation results and hence the simulation provides a means for designing of the actual $0.1-\mu$ m MOSFET's. The Monte Carlo simulation results shown here were obtained with 15 000 particles.

The lateral potential design over the channel is a key issue to achieve high performance in the 0.1- μ m MOSFET. So far, there has been little attention on this design methodology in the 0.1- μ m regime. Fig. 5 presents simulated surface potentials of the asymmetric and conventional n-MOSFET's at 5 nm below the Si-SiO₂ interface. The simulation is done at $V_{GS} = 1.0$ V and $V_{DS} = 1.5$ V. As seen in this figure the n-MOSFET with



Fig. 7. (a) Average electron velocity and (b) average energy distributions along the channel. It is assumed that $V_{\rm GS}$ = 1.0 V and $V_{\rm DS}$ = 1.5 V.

asymmetric channel profile increases the surface potential in the channel at the forward mode, while for the conventional device the surface potential rapidly increases from the drain end of the channel. Such a potential behavior in the conventional device structure is enhanced for the reverse mode of the asymmetric device where the source and drain terminals were interchanged. Electric fields corresponding to these surface potentials are shown in Fig. 6. This figure gives simulation results in the forward and reverse modes of the asymmetric device, together with that of the conventional device. While the electric field of the conventional device is 2.5×10^4 V/cm at the source side of the channel ($x = 0.055 \ \mu m$), the asymmetric device provides larger field of 6.0×10^4 V/cm at the same position. Moreover, it is found from the inset of Fig. 6 that the potential design of the asymmetric device creates high electric field of 5.7×10^3 V/cm at the source end of the channel. The magnitude of the electric field over the channel is larger than that of the conventional device, while the electric field of the conventional device exceeds that of the asymmetric device at the drain end of the channel. In the reverse mode of the asymmetric device the electric field becomes lower and more uniform in the channel and grows larger in the drain extension region.



Fig. 8. Simulated electron densities below of the channel, and the smaller high-energy tail of the distribution in the drain. This transport property creates high drain current, large transconductance, and low substrate current of the 0.1-µm n-MOSFET with asymmetric channel profile.



Fig. 9. Electron energy distributions at the source side of the channel $(x = 0.05 \ \mu \text{m})$ and at the peak of the electric field $(x = 0.145 \ \mu \text{m})$.

Fig. 7(a) and (b) shows the average electron velocity curves and average energy distributions along the interface. For the asymmetric device the electron velocity rises rapidly at the source due to the high electric field at the source end of the channel. The electrons are further accelerated by the high electric field in the channel and then the velocity reaches a value of 1.0×10^7 cm/s at the source side of the channel $(x = 0.064 \ \mu \text{m})$, with a peak value at the drain end of the channel. At the same position ($x = 0.064 \ \mu m$), the average energy is as low as 0.16 eV because of the nonequilibrium electron transport. This means that electrons cold at the source side of the channel and effectively gain the kinetic energy from the electric field in the channel [8]. In the drain extension region the asymmetric device exhibits lower average energy than that of the conventional device because of the low electric field shown in Fig. 6. In case of the conventional MOSFET structure the velocity grows slowly in the channel and the velocity overshoot occurs at the drain side of the channel even in 0.1-µm regime. Fig. 8 shows simulation results for electron densities of both devices. Since the electron density of the asymmetric device is slightly lower than that of the conventional device, it is confirmed that the enhancement of the drain current (J = -qnv) is due to the velocity overshoot near the source side. In fact, the velocity overshoot region for the asymmetric device reaches 57% over the channel.



Fig. 10. Measured transconductances as a function of the gate voltage for the conventional and asymmetric devices with the gate length of 0.13 μ m. $V_{\rm DS}$ = 1.5 V.



Fig. 11. Average electron velocities in the channel for the conventional and asymmetric devices under various gate bias conditions.

The electron energy distributions of two devices are compared in Fig. 9. The distributions are shown at the source side of the channel ($x = 0.05 \ \mu$ m) and at the peak of the electric field ($x = 0.145 \ \mu$ m) in the drain, respectively. It is found that at the source side of the asymmetric device the distribution is more energetic and the peak of distribution shifts to 0.08 eV. On the contrary, at the peak of the electric field the asymmetric device structure results in cooling of the distribution at energies larger than about 0.7 eV.

IV. PERFORMANCE AND RELIABILITY RESULTS

The transport property of the 0.1- μ m device is also presented in the form of the transconductance, removing the threshold-voltage variations [17]. Fig. 10 compares the measured transconductances of the asymmetric and conventional devices having a 0.13 μ m gate length. The results are for an applied $V_{\rm DS}$ of 1.5 V. It is found that the asymmetric device provides larger transconductance than that of the conventional device. The maximum transconductance of the asymmetric device reaches up to 400 mS/mm at the low gate voltage of 0.9 V, while the transconductance of the conventional device



Fig. 12. Intrinsic transconductance g_{mi} versus gate length. g_{mi} is estimated by using the maximum g_m and measured extrinsic resistance.



Fig. 13. Substrate current versus gate voltage at different drain voltages of 1.1 V, 1.3 V, and 1.5 V for both asymmetric and conventional devices. The gate length is 0.15 μ m.

is 350 mS/mm. In the MOSFET structure the electric field near the source decreases with the decrease of the gate bias, while the electric field near the drain grows larger. Such a gate bias dependent behavior leads to the difference of transconductance between two devices. This is clarified in Fig. 11, where the gate bias dependence of the average velocity in the channel is given for the conventional and asymmetric devices. As the gate bias increases, the high velocity region moves toward the source which is a high-density region. For the asymmetric device the electron velocity rises rapidly at the source due to the large electric field and hence the velocity near the source is higher than that of the conventional device in every case. Moreover, it is confirmed that the variation of the electron velocity with gate bias near the source is larger than that of the conventional device.

Fig. 12 shows the experimental and simulated results for the maximum intrinsic transconductances as a function of the gate length. The intrinsic transconductances are estimated by using the measured maximum transconductance and extrinsic resistance at each gate length [18]. The extrinsic resistance is obtained using a "Paired V_g Method" [19] and the extracted value of the source/drain resistance was 900 $\Omega \cdot \mu$ m due to the shallow extensions. The simulated intrinsic transconductances, which are calculated from the simulated maximum transconductance $g_m \equiv \partial I_D / \partial V_G$ and measured extrinsic resistance, are compared directly, supporting the results of the previous section. The simulated maximum values of g_m are obtained by taking the difference of the drain current at the gate bias corresponding to the measured maximum transconductance and hence the simulation results are in excellent agreement with the experimental data when compared with the previous work [8]. The intrinsic transconductance of the asymmetric device with 0.13 μ m gate length reaches 704 mS/mm, which is 21% larger than that of the conventional device.

The substrate current versus gate voltage characteristics have been measured to confirm hot-carrier reliability for the n-MOSFET with asymmetric channel profile. Fig. 13 shows the substrate current versus gate voltage at different drain voltages of 1.1 V, 1.3 V, and 1.5 V, comparing with the experimental data of the conventional device. For both devices the bell-shaped substrate current characteristics are observed at drain voltage of 1.1 V, indicating impact ionization at the band gap of silicon. Although the asymmetric device increases the drain current, the substrate current is significantly reduced because of the smaller high-energy tail of the distribution than that of the conventional device as shown in Fig. 9. This implies that the asymmetric device provides an advantage for hot-carrier reliability in the 0.1- μ m regime.

V. CONCLUSION

The transport property of a $0.1-\mu m$ n-MOSFET with asymmetric channel profile has been clarified by the self-consistent Monte Carlo device simulations and measured electrical characteristics. The lateral potential design over the channel creates high electric field at the source end of the channel. The $0.1-\mu m$ n-MOSFET structure with asymmetric channel profile allows high electron velocity at the source end of the channel, indicating velocity overshoot at the source side of the channel. For a $0.13-\mu m$ gate-length device, the intrinsic transconductance is 21% larger than that of the conventional device. The low substrate current characteristics are obtained due to the smaller high-energy tail of the distribution in the drain.

ACKNOWLEDGMENT

The authors wish to thank Dr. T. Takemoto for his encouragement during this work. They also wish to thank A. Hori, H. Nakaoka, and K. Yamashita for device fabrication and useful discussions. Thanks also go to Dr. S. Ogura and Prof. K. Taniguchi of Osaka University, Japan, for helpful discussions.

REFERENCES

- [1] K. F. Lee, R. H. Yan, D. Y. Jeon, G. M. Chin, Y. O. Kim, D. M. Tennant, B. Razavi, H. D. Lin, Y. G. Wey, E. H. Westerwick, M. D. Morris, R. W. Johnson, T. M. Liu, M. Tarsia, R. G. Swartz, and A. Ourmazd, "Room temperature 0.1-μm CMOS technology with 11.8 ps gate delay," in *IEDM Tech. Dig.*, 1993, pp. 131–134.
- [2] Y. Taur, S. Wind, Y. J. Mii, Y. Lii, D. Moy, K. A. Jenkins, C. L. Chern, P. J. Coane, D. Klaus, J. Bucchignano, M. Rosenfield, M. G. R. Thomson, and M. Polcari, "High-performance 0.1-μm CMOS devices with 1.5-V power supply," in *IEDM Tech. Dig.*, 1993, pp. 127–130.
 [3] T. Izawa, K. Watanabe, and S. Kawamura, "21-ps, 0.1-μm CMOS
- [3] T. Izawa, K. Watanabe, and S. Kawamura, "21-ps, 0.1-μm CMOS devices operating at room temperature," *IEEE Electron Device Lett.*, vol. 14, pp. 533–535, Nov. 1993.

- [4] G. A. Sai-Halasz, M. R. Wordeman, D. P. Kern, S. Rishton, and E. Ganin, "High transconductance and velocity overshoot in NMOS devices at the 0.1 μm gate-length level," *IEEE Electron Device Lett.*, vol. 9, pp. 464–466, Sept. 1988.
- [5] S. E. Laux and M. V. Fischetti, "Monte-Carlo simulation of submicrometer Si n-MOSFET's at 77 and 300 K," *IEEE Electron Device Lett.*, vol. 9, pp. 467–469, Sept. 1988.
- [6] S. É. Laux, M. V. Fischetti, and D. J. Frank, "Monte Carlo analysis of semiconductor devices: The DAMOCLES program," *IBM J. Res. Develop.*, vol. 34, no. 4, pp. 466–494, July 1990.
- [7] G. Baccarani and M. R. Wordeman, "An investigation of steady sate velocity overshoot in silicon," *Solid State Electron.*, vol. 4, pp. 407–416, 1985.
- [8] A. Hiroki, S. Odanaka, and A. Hori, "A high-performance 0.1-μm MOSFET with asymmetric channel profile," in *IEDM Tech. Dig.*, 1995, pp. 439–442.
- [9] T. N. Buti, S. Ogura, N. Rovedo, and K. Tobimatsu, "A new asymmetric halo source GOLD drain (HS-GOLD) deep sub-half-micrometer n-MOSFET design for reliability and performance," *IEEE Trans. Electron Devices*, vol. 38, pp. 1757–1764, Aug. 1991.
- [10] T. Matsuki, F. Asakura, S. Saitoh, H. Matsumoto, M. Fukuma, and N. Kawamura, "Laterally-doped channel (LDC) structure for sub-quarter micron MOSFET's," in *Symp. VLSI Technology Tech. Dig.*, May 1991, pp. 113–114.
- [11] A. Shimizu, T. Yamanaka, N. Hashimoto, T. Hashimoto, Y. Sakaki, and E. Takeda, "High- drivability CMOSFET's with asymmetrical sourcedrain (ASD) structure for low supply voltage ULSI's," in *Ext. Abstr.* 21st Conf. Solid State Devices and Materials, Aug. 1989, pp. 125–128.
- [12] S. Odanaka, H. Umimoto, M. Wakabayashi, and H. Esaki, "SMART-P, rigorous three-dimensional process simulator on a supercomputer," *IEEE Trans. Computer-Aided Design*, vol. 7, pp. 675–683, June 1988.
- [13] F. Venturi, E. Sangiorgi, R. Brunetti, W. Quade, C. Jacoboni, and B. R. Ricco, "Monte Carlo simulations of high energy electrons and holes in Si-n-MOSFET's," *IEEE Trans. Computer-Aided Design*, vol. 10, pp. 1276–1286, Oct. 1991.
- [14] S. Odanaka, A. Hiroki, K. Ohe, K. Moriyama, and H. Umimoto, "SMART-II: A three-dimensional CAD model for submicrometer MOS-FET's," *IEEE Trans. Computer-Aided Design*, vol. 10, pp. 619–628, Apr. 1991.
- [15] A. Hiroki, S. Odanaka, and A. Goda, "Massively parallel computation for Monte Carlo device simulation," in *Proc. VPAD*, May 1993, pp. 18–19.
- [16] S. Odanaka and T. Nogi, "Massively parallel computation using a splitting-up operator method for three-dimensional device simulation," *IEEE Trans. Computer-Aided Design*, vol. 14, pp. 824–832, July 1995.

- [17] M. V. Fischetti and S. E. Laux, "Monte Carlo simulation of transport in technologically significant semiconductors of the diamond and zincblende structure—Part II: Submicrometer MOSFET's," *IEEE Trans. Electron Devices*, vol. 38, pp. 650–660, Mar. 1991.
- [18] S. Y. Chou and D. A. Antoniadis, "Relationship between measured and intrinsic transconductances of FET's," *IEEE Trans. Electron Devices*, vol. ED-34, pp. 448–450, Feb. 1987.
- [19] G. J. Hu, C. Chang, and Y. T. Chia, "Gate-voltage-dependent effective channel length and series resistance of LDD MOSFET's," *IEEE Trans. Electron Devices*, vol. ED-34, pp. 2469–2475, Dec. 1987.



Shinji Odanaka received the B.S., M.S., and Ph.D. degrees in applied mathematics and physics from Kyoto University, Kyoto, Japan, in 1978, 1980, and 1991, respectively.

In 1980, he joined the Semiconductor Research Center, Matsushita Electric Industrial Co., Ltd., Osaka, Japan, where he has been working on VLSI process/device modeling and simulation, and the development of CMOS device structures. He has also developed a three-dimensional process/device integrated simulator "SMART," using a supercom-

puter. His research interests include process/device modeling, manufacturing science, and massively parallel computation for numerical simulation.

Dr. Odanaka served on the program committees of the International Electron Device Meeting from 1992 to 1993, the Symposium on VLSI Technology since 1995, and international workshops. He is a member of IEICE of Japan.



Akira Hiroki was born in Tokyo, Japan, on September 18, 1960. He received the B.S. and M.S. degree in physics from Chiba University, Chiba, Japan, in 1983 and 1985, respectively.

In 1985, he joined the Semiconductor Research Center, Matsushita Electric Industrial Co., Ltd., Osaka, Japan, where he has been working on device modeling and simulation. His interests include the device physics and design of 0.1- μ m MOSFET's.

Mr. Hiroki is a member of IEICE of Japan.