Aalborg Universitet



Power Cycling Test Methods for Reliability Assessment of Power Device Modules in **Respect to Temperature Stress**

Choi, Uimin; Blaabjerg, Frede; Jørgensen, Søren

Published in: I E E E Transactions on Power Electronics

DOI (link to publication from Publisher): 10.1109/TPEL.2017.2690500

Publication date: 2018

Document Version Publisher's PDF, also known as Version of record

Link to publication from Aalborg University

Citation for published version (APA): Choi, U., Blaabjerg, F., & Jørgensen, S. (2018). Power Cycling Test Methods for Reliability Assessment of Power Device Modules in Respect to Temperature Stress. *I E E E Transactions on Power Electronics*, *33*(3), 2531-2551. [7922584]. https://doi.org/10.1109/TPEL.2017.2690500

General rights

Copyright and moral rights for the publications made accessible in the public portal are retained by the authors and/or other copyright owners and it is a condition of accessing publications that users recognise and abide by the legal requirements associated with these rights.

- Users may download and print one copy of any publication from the public portal for the purpose of private study or research.
 You may not further distribute the material or use it for any profit-making activity or commercial gain
 You may freely distribute the URL identifying the publication in the public portal -

Take down policy

If you believe that this document breaches copyright please contact us at vbn@aub.aau.dk providing details, and we will remove access to the work immediately and investigate your claim.

Power Cycling Test Methods for Reliability Assessment of Power Device Modules in Respect to Temperature Stress

Ui-Min Choi^(D), Member, IEEE, Frede Blaabjerg, Fellow, IEEE, and Søren Jørgensen

Abstract-Power cycling test is one of the important tasks to investigate the reliability performance of power device modules in respect to temperature stress. From this, it is able to predict the lifetime of a component in power converters. In this paper, representative power cycling test circuits, measurement circuits of wear-out failure indicators as well as measurement strategies for different power cycling test circuits are discussed in order to provide the current state of knowledge of this topic by organizing and evaluating current literature. In the first section of this paper, the structure of a conventional power device module and its related wear-out failure mechanisms with degradation indicators are discussed. Then, representative power cycling test circuits are introduced. Furthermore, on-state collector–emitter voltage ($V_{CE,ON}$) and forward voltage (V_F) measurement circuits for wear-out condition monitoring of power device modules during power cycling test are presented. Finally, different junction temperature measurement strategies for monitoring of solder joint degradation are explained.

Index Terms—Failure mechanism, insulated gate bipolar transistor (IGBT), power cycling (PC) test, power device module, reliability, wear-out failure.

I. INTRODUCTION

POWER electronic systems (PESs) play an important role in many applications for efficient power generation, distribution, and consumption and also for energy control in order to achieve high system performance efficiently [1]–[3]. On the other hand, power electronic subsystems are one of major failure sources in last generation products [3]. Examples of field experiences in photovoltaic and wind power systems show that power electronic converters are one of the most critical parts in terms of failure rate, lifetime, and maintenance cost [4]–[7].

As PESs have gradually gained an important status in the power infrastructure, the reliability of PESs is becoming a serious issue [3], [4]. Therefore, recent research endeavors to improve the reliability of PESs to comply with more stringent constraints on cost, safety, and availability in various applications. Especially, the reliability assessment and lifetime prediction of reliability critical components such as power device modules and capacitors in PESs are the major concern [8]–[14].

The power cycling (PC) test is an important and efficient method to assess the reliability performance of power device modules related to packaging technology, in respect to temperature stress [15]–[17]. From the PC test, failure mechanisms of the power device modules due to temperature stress can be studied [18]–[20]. Furthermore, new device packaging materials and designs can be evaluated [17], [21]–[23]. Finally, last but not least, a lifetime model in respect to the temperature stress can be developed based on the PC test results [24]–[26], [91] and it can be used for design for reliability by estimating the lifetime of power device modules under given mission profiles of real converter applications [11], [13], [27]–[30].

In recent PC test, some advanced features are demanded such as realistic operation of a device under test (DUT) during the PC test and online monitoring of wear-out status of the DUT. In order to meet these needs, several advanced test circuits and monitoring circuits of the DUT have been proposed and they will be discussed in this paper. Online monitoring of the failure indicators of the DUT such as on-state collector emitter voltage (V_{CE-ON}) and junction temperature (T_i) gives benefits when PC test is performed. First of all, PC test does not need to be stopped in order to measure the failure indicators. This process is very inconvenient and time consuming. Furthermore, the PC test can be finished properly before the catastrophic failure occurs, which enables to do physical failure analysis of the DUT. Finally, it helps to better understand wear-out characteristics and also define wear-out failure mechanisms before the analysis of the DUT.

Most of the existing papers are focusing on the test results and there is a lack of detailed information on PC test methods even though they are performed in different ways and PC test methods may be able to affect test results.

In [31], different PC test methods have been introduced. However, this paper is more focusing on the introduction of schematics of PC test circuits and test results. There is no information about the operating principle of PC test circuits, monitoring methods for failure indicators, test procedures, etc.

0885-8993 © 2017 IEEE. Translations and content mining are permitted for academic research only. Personal use is also permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.

Manuscript received October 28, 2016; revised December 8, 2016; accepted March 17, 2017. Date of publication May 9, 2017; date of current version December 1, 2017. This work was supported by the Center of Reliable Power Electronics (CORPE) and Advanced Power Electronic Technology and Tools (APETT) funded by Innovation Fund Denmark. Recommended for publication by Associate Editor Sudip Kumar Mazumder. (*Corresponding author: Ui-Min Choi.*)

U.-M. Choi and F. Blaabjerg are with the Center of Reliable Power Electronics, Department of Energy Technology, Aalborg University, Aalborg 9100, Denmark (e-mail: uch@et.aau.dk; fbl@et.aau.dk).

S. Jørgensen is with Grundfos Holding A/S, Bjerringbro 8850, Denmark (e-mail: soejoergensen@grundfos.com).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TPEL.2017.2690500



Fig. 1. Structure of a standard IGBT module and dominant package-related failure mechanisms.

Therefore, overviews about PC test, that are more concentrated not only on test circuits but also on the monitoring circuits and measurement strategies for failure indicators, are still needed in order to provide the current state of knowledge of this topic by organizing and evaluating the current literature.

In this paper, representative PC test circuits, measurement circuits for wear-out failure indicators, and measurement strategies for different PC test circuits are discussed and evaluated. In the first section of this paper, the structure of a conventional power device module and the related wear-out failure mechanisms with degradation indicators are discussed. Then, the PC test circuits are presented by dividing into DC and AC PC test circuits.

Furthermore, on-state collector–emitter voltage ($V_{\rm CE_ON}$) and forward voltage (V_F) measurement circuits for wear-out condition monitoring of DUT are presented. Finally, different junction temperature measurement strategies for solder joint degradation monitoring are explained.

II. POWER DEVICE MODULE

In practical applications, power devices are used in a form of package such as discrete devices and modules in order to provide electrical connection between one or more semiconductor chips and circuits and also in order to reduce costs in high power applications by connecting several chips with internal insulation of the individual components. Furthermore, the power device module can dissipate the heat generated during chip operation to cooling systems with electrical insulation and can also protect the semiconductor chip from harmful ambient influences [32].

Typically, there are two types of power device modules depending on their packaging technologies: press-pack and wire-bonded power device modules. The press-pack technology improves the connection of chips by the direct press-pack contacting. Therefore, it has an improved reliability, higher power density, and better cooling capability. However, the cost for this technology is higher compared with the conventional wire-bonded power device modules. Therefore, the wire-bonded power device modules are still the most widely used in PESs [33], [34]. In this paper, all explanations are based on the wire-bonded insulated gate bipolar transistor (IGBT) module, which is the most widely used of their kind [8].

A. Structure of Standard Power Device Modules

Fig. 1 shows the structure of a standard IGBT module [15], [32]. A direct copper bonded (DCB) substrate is soldered to a base-plate. The DCB provides electrical insulation between power components and cooling systems. Furthermore, it conducts a current via copper tracks and provides also good thermal connection to the cooling systems. In the lower power range, the power device modules without the base-plate are more frequently used, while in medium and high power ranges, power device modules have almost all the base-plate. The base-plate provides thermal capacity and helps for the thermal spreading by increasing the contact area to a heat-sink. Power devices such as IGBTs and diodes are soldered to the DCB. Bond wires are commonly used in order to connect the emitter of the silicon chips to the substrate and in order to connect the substrate to the terminals. Finally, it is covered by a silicone gel or epoxy resin for insulation [35].

B. Failure Mechanisms and Damage Indicators

Failure mechanisms of the power device module are generally divided into two categories: device-related failure mechanism

 TABLE I

 COEFFICIENT OF THERMAL EXPANSION (CTE) OF DIFFERENT MATERIALS

 IN IGBT MODULE [15], [37]

Material	Properties	CTE (10 ⁻⁶ K ⁻¹)	
A12O3	Ceramic	6.8	
AlN	Ceramic	4.7	
Al	Metal	23.5	
Cu	Metal	17.5	
Si	Semiconductor	2.6	
Solder (SnAg(96.5/3.5))	Alloy	28	

and packaging-related failure mechanisms [37]. Most of the failures related to devices are due to over-stress conditions and therefore they are out of the scope of this paper, which is about the PC tests for the wear-out failure.

The packaging-related failure mechanisms occur mainly due to the thermo-mechanical stress experienced by various materials in the power device module. As shown in Fig. 1, the power device module consists of various materials and they have different Coefficient of Thermal Expansions (CTEs) as listed in Table I. The CTE mismatch under the temperature variation applies thermo mechanical stress to the packaging materials and finally leads to wear-out failures [37]. One of the largest CTE mismatches is between the power device chip (silicon), and bond-wires (aluminum), chip surface metallization (aluminum).

The repeated temperature variation in the power device module due to the periodical commutation of power switching device, converter load variation, and ambient temperature change leads to wear-out failure of bond-wires such as bond-wire liftoff and bond-wire crack or reconstruction of aluminum surface metallization [15], [36]–[38], [41], [42]. The failure of a single or small number of bond-wires alters the current distribution in power devices and accelerates the wear-out failure of the remaining bond-wires. Finally, it leads to open-circuit failure or catastrophic failures of power devices such as thermal runaway and chip destruction.

The reconstruction of aluminum surface metallization leads to the increase of the metal sheet resistance due to rough metallization surface, nonuniform current distribution, and weakness of the connection between metallization layer and bond-wire [43].

The bond-wire fatigue and reconstruction of the aluminum surface metallization increase the ohmic resistance (R_{int}) and it appears as an increase in the on-state collector–emitter voltage (V_{CE_ON}) of transistors or forward voltage (V_F) of diodes because the measured V_{CE_ON} or V_F can be given as [44]

$$V_{\rm CE_ON} = V_{\rm CE_Chip} + R_{\rm int} \cdot I_C.$$
(1)

where $V_{\text{CE}_\text{Chip}}$ is the real on-state collector–emitter voltage of the chip, R_{int} is the equivalent resistance of the interconnections elements, and I_C is the collector current. Typically, in the case of reconstruction of aluminum surface metallization, the steady increase of V_{CE_ON} is observed. On the other hand, the sharp step increase of V_{CE_ON} can be seen by bond-wire fatigue. Therefore, bond-wire fatigue can be monitored by measuring



Fig. 2. Variation of $V_{\rm CE-ON}$ due to bond-wire crack under the power cycling test [56].



Fig. 3. Variation of $T_{j \max}$ due to solder joint fatigue [15].



Fig. 4. Conventional DC power cycling test (a) configuration of DC power cycling test (b) control signal of control switch, injected power, and temperature profile applied to device under test.

 V_{CE_ON} and V_F . Generally, 5–20% increase of V_{CE_ON} and V_F is the end-of-life criterion [15].

Fig. 2 shows the change of $V_{CE,ON}$ of IGBTs due to bondwire cracks.

The other dominant failure mechanism is solder joint fatigue. There are two solder joints in the standard IGBT module between chip and DCB substrate and between DCB substrate and base-plate. Due to the CTE mismatch with temperature variation, the thermo-mechanical stresses are applied to the solder joints and cause the degradation of the solder interface such as cracks and delamination. The solder joint fatigue increases the



Fig. 5. Extended configurations of DC power cycling test (a) in [50] (b) in [51].

thermal impedance of IGBT modules. Consequently, the junction temperature of power semiconductor devices may increase and it could accelerate other failure modes such as bond-wire fatigue [37], [45]. Furthermore, the junction temperature increase could induce hot spots and thermal runaway in the affected areas of the power devices [46]. The thermal impedance $R_{\text{th}(j-c)}$ is typically used as a failure indicator for solder joint fatigue. $R_{\text{th}(j-c)}$ can be obtained from junction temperature and case (or heat-sink) temperature as

$$R_{\text{th}(j-c)} = \frac{T_j - T_c}{P_{\text{loss}}}.$$
(2)

where $R_{\text{th}(j-c)}$ is the junction to case thermal impedance, T_j is the junction temperature, T_c is the case temperature, and P_{loss} is the power loss. Therefore, the thermal impedance change due to solder joint fatigue can be monitored by measuring the junction temperature during PC test. Typically, 20% increase of thermal impedance is the end-of-life criterion.

Fig. 3 shows the junction temperature variation of an IGBT due to solder joint fatigue.

III. CONFIGURATION OF POWER CYCLING TEST CIRCUITS

A. DC Power Cycling Test Circuits

1) Conventional DC Power Cycling Test Circuit [15], [18], [47]–[51]: Most PC tests have been performed with DC PC test setups due to their simplicity.

Fig. 4(a) shows the basic configuration of DC PC test circuit for explaining the operating principle. In this test system, the DUT is always turned on by applying constant DC voltage (typically 15 V) to the gate of DUT and an injection of load pulse with constant DC current is controlled by turning on and off the control switch. If the load pulse is applied to the DUT by turning on the control switch, the junction temperature of DUT starts to increase by the conduction loss. If the junction temperature is reached to the desired condition, the applied power is disconnected by turning off the control switch and the junction temperature of DUT is decreased by the external cooling system. This period (T_s) is defined as cycle as shown in Fig. 4(b) and it is repeated until the DUT fails. The duration and amplitude of the current pulse are varied in order to obtain the desired temperature stress conditions such as junction temperature swing $\Delta T_j (T_{jmax} - T_{jmin})$, mean junction temperature T_{jm} , and load pulse duration time t_{on} .

Fig. 5 shows some extended configurations of the DC PC test circuit. In the test circuit shown in Fig. 5(a), 100 mA is continuously applied to DUT for junction temperature estimation by measuring the on-state collector emitter voltage ($V_{\rm CE-ON}$) when the load pulse is disconnected. Different junction temperature estimation strategies for the PC tests will be considered later in Section V.

One of the main advantages of this test setup is that it is possible to perform the PC tests of many power device modules simultaneously as shown in Fig. 5(b). However, in such test, the tested module is not operated under realistic electrical conditions. There are no switching of the DUT, dynamic loss, and no high DC-link voltage. Furthermore, a high current may be required in order to apply high ΔT_j in a short cycle period because the temperature is increased by only conduction loss, which might overload the bond-wires and could affect test results. Otherwise, long cycle period (T_s) , which leads to long PC test time may be needed if the high current is not injected. Nevertheless, this method is still the most widely used due to the simplicity of the structure and convenience for the monitoring of failure indicators.

2) DC Power Cycling Test Circuit With Saturation Mode of DUT: In order to complement the disadvantages of the conventional DC PC test setup, a DC PC test circuit with saturation mode of the DUT is proposed. Similar approach is used for an analysis of a thermal impedance of power MOSFETs [52], [53] and also for active loads [54], [55]. This principle can be applied for the DC PC test circuit to achieve wanted power losses in the DUT effectively.

Fig. 6 shows the configuration of DC PC test circuit with the saturation mode of the DUT. In this system, the DUT is operated in saturation mode and thus it acts like constant current source. The desired collector current (I_C) can be produced by adjusting the gate–emitter voltage (V_{GS}) with required minimum collector



Fig. 6. DC power cycling test circuit with saturation mode of DUT.



Fig. 7. I-V characteristic of DUT under different V_{GE} .

voltage (V_C) . If V_C is above the required minimum value under the given V_{GS} , I_C is not affected by the V_C value.

Fig. 7 shows the *I*–*V* characteristics of the DUT under different gate–emitter voltages. For example, if 6 A is needed for the PC test, V_{GE} should be 4.5 V when V_C is above 2.5 V.

 $V_{\rm GE}$ of the DUT is controlled by the op-amp integrator for producing desired I_C where the current sensing voltage V_1 , which is $(R_{I_sense} \cdot I_C)$ is compared with current reference voltage (V_{I_ref}) , which is chosen by $(R_{I_sense} \cdot I_{ref})$. At the initial state, $V_{I,ref}$ is larger than $V_1 = 0$ and therefore V_{GE} starts to increase by the op-amp integrator and produce the current I_C under the applied V_C . As V_{GE} increases, I_C increases and makes the voltage drop in R_{I_sense} , which is V_1 . V_{GE} is regulated to a constant value in order to generate the desired I_C if V_1 becomes the same value with $V_{I,ref}$ and it means that I_C is controlled to $I_{\rm ref}$. Consequently, the desired current for the PC test can be obtained by adjusting $V_{I_{ref}}$ and V_{DC} can also be adjusted to obtain the wanted power dissipation to create the desired temperature stresses under the set current level by $V_{I,ref}$. Then, if the junction temperature is reached to the desired T_{jmax} , the DUT is turned off as conventional DC PC test by changing the $V_{I,\mathrm{ref}}$ value to 0. This test circuit has the additional control parameter $V_{\rm DC}$ for generating power losses compared with conventional DC PC test. Therefore, it has more variety to realize the PC test conditions and thus high current may be not necessary.

Fig. 8 shows the extended PC test circuit for half-bridge power device modules. The lower IGBT has the same current controller with the circuit in Fig. 6. The upper IGBT has a feedback loop by the op-amp integrator which makes sure that both IGBT have the half of $V_{\rm DC}$ across two IGBTs while current is flowing so



Fig. 8. Configuration of the DC power cycling test setup with saturation mode of DUT for half-bridge power device module.



Fig. 9. Prototype of the DC power cycling test setup with saturation mode of power IGBT modules.



Fig. 10. Experimental result of the DC power cycling test with saturation mode of the DUT when $V_{\rm DC} = 8 \text{ V}$, $I_{\rm ref} = 20 \text{ A}$, $R_{I_{\rm sense}} = 0.04 \Omega$, $V_{I_{\rm ref}} = 0.8 \text{ V}$, and $t_{\rm on}$, $t_{\rm off} = 2 \text{ s}$.

that both IGBTs dissipate the same power during the PC test for the same temperature stress.

Fig. 9 shows the prototype of the DC PC test circuit with saturation mode of three-phase power IGBT modules.

Fig. 10 shows the experimental result of the DC PC test circuit with the saturation mode of the DUT when $I_{ref} = 20$ A, $V_{DC} =$ 8 V, $R_{I_sense} = 0.04 \Omega$, and $V_{I_ref} = 0.8$ V. As shown in the result, I_C is controlled to 20 A and 7.2 V of V_C is applied to the DUT and thus 144 W of the power loss is generated in the DUT when it is turned on for 2 s. Then, it is turned off for 2 s in



Fig. 11. Configuration of the AC power cycling test setup [56], [57].

order to generate temperature swing. The both I_C and V_{DC} can be varied in order to generate different power losses depending on desired temperature stresses for the PC test.

B. AC Power Cycling Test Circuit Close to Real Converter Applications [18], [56]–[59]

As power device modules play a key role in the reliability of PESs, there is an increasing demand to perform the PC test close to real applications in order to minimize the uncertainty, which may be able to come from test conditions and to affect the test results.

In [60]–[62], the PC test is performed under converter operation with real inductive loads or motors. However, the PC test with real loads is not cost-effective because real loads consume large power during a long test period. In addition, in the case of PC test with only small load inductors, there are limitations to emulate the various operating conditions such as power factor, modulation index, etc. In order to complement disadvantages mentioned above, a new configuration has been proposed.

Fig. 11 shows the configuration of an advanced AC PC test setup proposed in [56]. This test setup mainly consists of three parts; test converter board, load converter board, and control board. The outputs of an IGBT module under test of the test converter are connected with the outputs of an IGBT module of the load converter through small load inductors (L) and they share common DC source $(V_{\rm DC})$. The on-state collector–emitter voltages (V_{CE-ON}) of the IGBTs and forward voltages (V_F) of the diodes are measured in real time in order to determine the wear-out condition of the IGBT module under test. For the load converter, an IGBT module, which has a higher rated power than the tested module, is used in order to reduce the effect of the thermal stresses on the load IGBT module during PC tests. By using the higher rated power module, the load converter can run for a long time even though the tested IGBT modules are changed after a certain number of PC tests. A water cooling system and external temperature controllable heating

system are used to change the heat-sink temperature depending on desired test conditions and to keep the heat-sink temperature as a constant during the PC test.

This system is controlled such as three single-phase halfbridge converters as shown in Fig. 12. In the phase-U, for example, the test converter generates the output voltage $(V_{U_ref_test})$ that fulfills the required test conditions such as magnitude, output frequency with a determined switching frequency by an open-loop voltage controller.

The load converter produces the output voltage $(V_{U_ref_load})$ by a closed-loop current controller in order to generate the current with the desired magnitude, frequency, and power factor for the PC test. The output current (I_U) is generated by the difference of the output voltages (V_L) between the test and load converters as shown in Fig. 13, which is applied to the inductor. It means that the voltage is applied across the inductor during a short period. Therefore, small inductors are sufficient as loads in order to obtain an acceptable low current ripple. The controls for the other phases are the same as explained above, but there is only 120° and 240° shifting in phase angle to simulate a three-phase converter system.

In this topology, there are only power losses by the tested and load IGBT modules and small load inductors. Although, the rated output currents are generated, the power consumption by the test setup can be kept very low. Therefore, it is a costeffective solution. However, this topology has some disadvantage such as complexity of structure and control and difficulty in monitoring of failure indicators in real time. It is also relatively expensive to build the test system.

Fig. 14 shows a prototype of the PC test setup based on the configuration shown in Fig. 11.

In this system, a 600 V, 30 A, three-phase transfer-molded power IGBT module is used for the test converter. A 1200 V, 75 A, three-phase IGBT module is used for the load converter, and 0.5 mH inductors are used for the loads.

Depending on target modules for the test, the topology of the test setup can be modified. For example, if the target power



Fig. 12. Control block diagram of the AC power cycling test circuit [56].



Fig. 13. Reference voltages for load and test converters and corresponding inductor voltage and output current [56].

device module consists of a single leg, the PC test setup can be designed as a single-phase converter system as shown in Fig. 15(a) [18]. If the rated power of the target module is high, it is difficult to find power device modules, which have higher rated power than the target module for the load converter. In this case, the topology can be altered as shown in Fig. 15(b) for a single-phase system [58] and for three-phase system as shown in Fig. 15(c), where two load modules are operated by the same gate signal so that the half of load current flows in each load module [59].

Typically, in the PC test, high $\triangle T_j$ (40 °C~100 °C) and T_{jm} (60 °C~120 °C) are applied to the DUT in order to obtain test results in a reasonable test time [16], [31].

There are two ways to apply the temperature stress to DUT in the AC PC test method. Sinusoidal output current leads to ΔT_j in DUT but it is difficult to get a high ΔT_j with high output frequency. Therefore, sinusoidal current with low output frequencies, less than ten hertz, is applied to DUT as shown in Fig. 16(a). By changing the output frequency, magnitudes of output current and voltage, and heat-sink temperature, different ΔT_j and T_{jm} can be achieved. In this method, high ΔT_j can be obtained in a relatively short cycle period [56]. The other way is that the regulated sinusoidal output current with high frequency such as 100 Hz is applied to DUT for a certain period of time. If the junction temperature is reached to the required maximum temperature for desired ΔT_j , the injection of output current is stopped similar to the conventional DC PC test.

Then, the junction temperature is decreased by external cooling system as shown in Fig. 16(b) [18]. In this method, high ΔT_j can be obtained in a relatively long cycle period. By changing the magnitude of output current, power injection time, switching frequency, heat-sink temperature, etc., different ΔT_j and T_{jm} can be achieved. Between them, a proper method can be chosen depending on the desired test conditions and target applications.

The features of presented three test circuits are summarized in Table II.

IV. $V_{CE_{ON}}$ and V_F Measurements Techniques

The on-state collector-emitter voltage (V_{CE_ON}) of IGBTs and forward voltage (V_F) of diodes are good indicators for determining the wear-out condition of power device modules in respect to bond-wire degradation, delamination of the solder joints, and chip metallization degradation. By measuring V_{CE_ON} and V_F , the bond-wire fatigues of the tested module can be monitored during the accelerated PC test. Furthermore, the junction temperature of the tested module can be estimated by measuring V_{CE_ON} and V_F for determining the solder joint fatigue.

A. Offline V_{CEON} and V_F Measurements

Real-time monitoring of failure indicators is not simple especially for the AC PC tests because it requires high-voltage prediction, high accuracy for measurement of low values, and short transient time for measurement in circuit [51]. Therefore,



Fig. 14. Prototype of the advanced accelerated power cycling test setup [56], [57].



Fig. 15. Modified AC power cycling test topologies for different power device modules (a) single-phase PC test system [18], (b) single-phase PC test system for high-rated power device modules [58], and (c) three-phase PC test system for high-rated power device modules [59].



Fig. 16. Strategies to apply temperature swing to DUT (a) temperature swing by low-frequency sinusoidal current [56] and (b) temperature swing by high-frequency current injection [18].

offline measurements are used widely in the PC test. The offline measurement means that the operation of PC test circuits is stopped or the high DC voltage is disconnected if the test circuit has it and then the monitoring parameters are measured with special sequences. The offline measurement is performed in a specific period. For example, every 5000 cycles if there are no visible change in the monitoring parameters and if any changes are detected, it is reduced to 1000 cycles.

One of the main methods for offline measurement of $V_{CE_{ON}}$ is proposed in [63] and [64].

Fig. 17(a) shows the offline measurement method with high and small current injections. The measurement procedure is simple. For example T_{UH} , when the DUT is turned off, the high DC voltage is clamped to a certain small value by a zener diode (in this paper, 10 V) and the current by high DC-link voltage is limited by the resistors R_{H1} and R_{H2} .

For the $V_{\text{CE},\text{ON}}$ measurement of T_{UH} , only T_{UH} is turned on after all operation is stopped. Then, the high current is injected by external current sources for the certain period (344 μ s) and $V_{\text{CE},\text{ON}}$ of T_{UH} is measured at the end of high current pulse. Then, $V_{\text{CE},\text{ON}}$ of T_{UH} is measured at 100 mA just after high current injection is stopped and this value is used for junction temperature estimation. The delay time between two measurements should be kept short in order to keep junction temperature almost the same between two measurements.

Fig. 17(b) shows the measurement timing with current injection where red dots are the measurement point. Depending on the target device of DUT, the relay connection is changed in order to transform the circuit connection.

The other offline measurement is using reed relay for the AC PC test circuit [65].

Fig. 18(a) shows the AC PC test circuit with reed relay. In this method, the additional current source is not required. The relay is disconnected when the PC test is performed. After the test is stopped for the $V_{\rm CE,ON}$ measurement, the relay is turned on. Then, the simple current injection switching sequence is applied to measure $V_{\rm CE,ON}$ at high current. Fig. 18(b) shows the simple switching sequence for $V_{\rm CE,ON}$ measurement of $T_{\rm UH}$ as an example.

In order to generate the current, T_H and T_{L1} are turned on (1) in the Fig. 18(b). The current level can be varied by changing the dwell time of turn-on state of T_H and T_{L1} . Then, T_{L1} is turned off so that the current flows through T_H and D_{H1} (2) in the Fig. 18(b). V_{CE-ON} of T_H and the current are measured at this point. After V_{CE-ON} and the current are measured, T_H is turned off in order to reduce the current to zero (3) in the Fig. 18(b). It is worth to mention that V_{CE-ON} should be measured at the same current level and at the same temperature.

B. Real-Time V_{CEON} and V_F Measurements

1) V_{CE_ON} and V_F Measurements With a Parallel-Connected MOSFET [66], [67]: This circuit consists of V_{CE} clamp (V_{Z1} , R_{Z1} , AS_{C1} , R_{C1} , and V_{Z2} , R_{Z2} , AS_{C2} , R_{C2}), 100 mA current sink (AS₁, R_{TJ1} and AS₂, R_{TJ2}), and a voltage-level shifter (OA1, AS_{LA1}, R_{LA1} , R_{m1} and OA2, AS_{LA2}, R_{LA2} , R_{m2}).

The operating principle is explained by considering the $V_{\text{CE}_{ON}}$ measurement of T_{UH} . In this circuit, the following relations can be obtained as

$$V_{\rm RC1} = V_{\rm CE} - v_{\rm ASC1} = V_{Z1} - V_{\rm SG1}.$$
 (3)

$$V_{\rm SG1} = V_{Z1} - V_{\rm CE} + v_{\rm ASC1}.$$
 (4)

If T_H is turned on, AS_{C1} is turned on because V_{CE} of T_H is small and thus $V_{\rm SG1} = V_{Z1} - V_{\rm CE} + v_{\rm ASC1}$ becomes larger than threshold voltage of AS_{C1} (V_{SGTH1}). In this case, V_{RC1} is almost equal to the on-state collector emitter voltage (V_{CEON}) of T_H because the on-state drain-source resistance (R_{DSON}) of AS_{C1} is relatively much smaller than R_{C1} ($R_{DSON} = 3\Omega$ and $R_{C1} = 10 \,\mathrm{k}\Omega$). If $V_{\rm CE}$ increases above the clamping voltage $V_{Z1} - V_{\text{SGTH1}}$ by turning off T_H , AS_{C1} starts to be operated in the saturation region. The high voltage is applied to AS_{C1} and R_{Z1} and V_{RC1} is clamped to a certain value, which is close to $V_{Z1} - V_{SGTH1}$ (10 V in this paper). Then, through the amplifier OA1, $V_{\rm RC1}$, which is $V_{\rm CEON}$ when T_H is turned on or clamping voltage when T_H is turned off is reproduced on the resistor R_{LA1} . The current i_{m1} , equal to $V_{\text{RC1}}/R_{\text{LA1}}$, is generated and conveyed by AS_{LA1} . This current makes the voltage drop in R_{m1} and this value is measured through ADC1.

This measurement principle allows transmitting $V_{\text{CE-ON}}$ information through high current value (a few dozen mA) to analog-to-digital converters (ADC1 and ADC2) of the control boards with the benefit of a high immunity transmission.

Small 100 mA current can simply be obtained by properly selecting R_{TJ1} and R_{TJ2} values depending on V_{DC} (100 mA = V_{DC}/R_{TJ1}). The current injections into T_H and T_{UL} are performed by turning on A_{S1} and A_{S2} , respectively, and $V_{CE.ON}$ under 100 mA is used for the junction temperature estimation.

2) $V_{\text{CE},\text{ON}}$ and V_F Measurements Using Double Diodes [68], [69]: Fig. 20 shows the schematic of $V_{\text{CE},\text{ON}}$ and V_F measurement circuit using double diodes.

Two diodes D_1 and D_2 are connected in series and they are forward-biased by the current source (I_D) when the transistor (T_H) is turned on. If T_H is turned off, D_1 blocks the high V_{CE} voltage, which comes from the DC-link to protect the measurement circuitry. Assuming diodes D_1 and D_2 have

	Power Cycling (PC) test circuits			
	Conventional DC power cycling circuit	DC power cycling circuit with saturation mode of DUT	AC power cycling circuit	
Loss for temperature stress of DUT	Conduction loss	Conduction loss (adjusted by $V_{\rm DC}$ without changing current level)	Conduction and switching losses	
Cost	Low	Low	High	
Complexity	Low	Moderate	High	
Controllable parameters for PC test conditions	$I, T_s, V_{\rm GE}$	$I,T_s,V_{\rm GE},V_{\rm DC}$	$\begin{array}{l} I,T_s,V_{\rm GE},V_{\rm DC},V_{\rm OUT},f_{\rm OUT},\\ f_{\rm SW},{\rm PF} \end{array}$	
Advantages	Simplicities in operating test circuit and measuring monitoring parameters.Possible to test a lot of DUTs at the same time.	- More variety to realize the test condition compared with the conventional DC PC test. (No high current and no longer cycle period (T_s))	 DUT is operated under realistic electrical conditions close to real converter applications. Variety to realize PC test conditions. 	
Disadvantage	 DUT is not under realistic electrical conditions. High current is required. Limitation to realize various test 	Not applicable for power modules that have gate drivers inside of modules.Difficulty in applying online measurement of	Complexities in operating test circuit and measuring monitoring parameters.Relatively expensive to build test	
Disduvalitage	 - Do its not under realistic electrical conditions. - High current is required. - Limitation to realize various test conditions. 	For appreade for power modules that have gate drivers inside of modules.Difficulty in applying online measurement of failure indicators during PC test.	 Complexities in operating and measuring monitor Relatively expensive system. 	

 TABLE II

 SUMMARY OF POWER CYCLING TEST CIRCUITS FOR POWER DEVICE MODULES

I: current, T_s : cycle period, $V_{\rm GE}$: gate–emitter voltage, $V_{\rm DC}$: DC-link voltage,

 $V_{\rm O\,U\,T}$: output voltage, $f_{\rm O\,U\,T}$: output frequency, $f_{\rm S\,W}$: switching frequency, and PF: power factor.



Fig. 17. Offline measurement with voltage clamping circuit using a zener diode [63], [64] (a) measurement circuit and (b) measurement points.



Fig. 18. Offline measurement with a reed relay [65] (a) measurement circuit and (b) switching sequence for measurement.



Fig. 19. Schematic of the online $V_{CE,ON}$ and V_F measurement circuit with a parallel-connected MOSFET [66].



Fig. 20. Schematic of the online V_{CE-ON} and V_F measurement circuit using double diodes [68].

the same characteristics, the forward voltage of D_1 and D_2 can be represented as

$$V_{D1} = V_{D2} = V_a - V_b. (5)$$

For example, T_{UH} , $V_{\text{CE-ON}}$ can be expressed by the difference between the voltage potential V_b and V_{D1} as

$$V_{\text{CE}_{ON}} = V_b - V_{D1} = V_b - (V_a - V_b) = 2V_b - V_a.$$
 (6)

The above-mentioned result can be realized by choosing properly the gain of amplifier. If $R_1 = R_2$, the output of amplifier can be expressed as

$$V_{\rm op-amp} = V_b - ((V_a - V_b) \cdot R_2/R_1) = 2V_b - V_a = V_{\rm CE-ON}.$$
(7)

The output of the amplifier is the same with $V_{\text{CE}-\text{ON}}$ as described in (6). $V_{\text{CE}-\text{ON}}$ is measured during the positive current as a positive value and V_F is measured during the negative current as a negative value, where the current from the DUT to loads is a positive direction.

3) $V_{\text{CE-ON}}$ and V_F Measurements Using a Depletion Mode Small Signal MOSFET [70], [71], [92]: Fig. 21 shows a



Fig. 21. Schematic of the online V_{CEON} and V_F measurement circuit using a depletion mode MOSFET [92].

real-time measurement circuit of on-state collector-emitter voltages $(V_{\text{CE},\text{ON}})$ of IGBTs and forward voltages (V_F) of diodes using a depletion mode MOSFET, which has a negative threshold voltage $(V_{\text{GS}} < 0)$. In this circuit, the clamping voltage (V_{CC}) should be larger than that of $V_{\text{CE},\text{ON}}$ and V_F and the input impedance (Z_{in}) for the measurements of $V_{\text{CE},\text{ON}}$ and V_F should be high enough.

The operating principle is explained considering the V_{CE} ON measurement of T_H as an example. When T_H is tuned-on, the current I_D does not flow through the MOSFET because the collector voltage $V_C = V_{CE,ON} < V_{CC}$ and Z_{in} is high. Thus, $V_{\rm GS} = 0$. Consequently, the MOSFET is turned on and $V_{\rm out} =$ $V_{\rm CE_ON}$. As V_C increases above the clamping voltage $V_{\rm CC}$ by turning off $T_{\rm UH}$, I_D starts to flow and makes a voltage drop in R. As I_D increases, V_{GS} decreases and finally the MOSFET is turned off if $V_{\rm GS}$ becomes smaller than the threshold voltage (V_T) of the MOSFET. Therefore, the clamping voltage V_{CC} is measured at the output during this period. $V_{\text{CE-ON}}$ of T_H is measured during the positive current period as a positive value and V_F of D_H is measured during the negative current period as a negative value where the current from the DUT to load is a positive direction. The measurement of $V_{CE_{ON}}$ and V_F for the low side IGBT and diode can be interpreted in a similar way. $V_{\rm CE_ON}$ and V_F are measured during the negative current period as a negative value and the positive current period as positive value, respectively.

The introduced V_{CE-ON} and V_F measurements methods are summarized in Table III.

V. JUNCTION TEMPERATURE MEASUREMENT TECHNIQUES

The junction temperature of DUT is important in order to know precise applied temperature stress such as junction temperature swing (ΔT_j) , mean junction temperature (T_{jm}) when the PC test is performed. Furthermore, from the junction temperature, it is possible to monitor the thermal impedance change which is one of the main failure indicators during the PC test as mentioned in Section II-B. In this paragraph, different junction temperature measurements techniques are discussed.

TABLE III	
SUMMARY OF V_{CFON} and V_F Measurement Methods During Power Cycling (PC) Te	STS

	Method	Advantages	Disadvantage
0,691	Voltage clamping by a zener diode [63], [64]	 Both monitoring of bond-wire fatigue and solder join fatigue are possible. No dependence on PC test conditions. 	 Additional current sources are required. Additional selector switches and their controls are required for transformation of circuit connection. PC test must be stopped for monitoring of failure indicators.
Omme	Relay [65]	 Additional current sources are not required. Very simple circuit. No dependence on PC test conditions. 	 Switching of relay for measurement is not fast enough. Suitable only for AC PC test (possible for DC PC test if there are additional current source). PC test must be stopped for monitoring of failure indicators.
	Measurement circuit with a parallel MOSFET [66], [67]	Possible to inject low current for the junction temperature estimation.Real-time monitoring of failure indicators is possible	 The failure of parallel connected MOSFET may lead to short-circuit of power device. Relatively complex circuit.
Online	Measurement circuit with double diodes [68], [69]	Relatively simple circuit.Real time monitoring of failure indicators is possible	- Deviation between two diodes could lead to measurement error.
	Measurement circuit with a depletion mode small signal MOSFET [70], [71]	 Fast transient time for the measurement. Suitable for high switching frequency operation. Real-time monitoring of failure indicators is possible. 	 For high DC-link voltage applications, small signal MOSFET should be connected in series because the maximum voltage rating of commercial depletion mode small signal MOSFET is 600 V.

A. Direct Junction Temperature Measurement Methods

For the PC test, a variety of junction temperature (T_j) measurement methods are available. Simple and correct methods are direct measurement methods such as optic fibers and infra-red (IR) cameras.

Fig. 22 shows an open IGBT module with optical fiber thermal sensors in direct contact to the die and case. This method allows measuring the junction temperature (T_j) and case temperature (T_c) at high voltage during IGBT operation under PC test [72]. However, this method has some disadvantages such as low response time of the sensor, and requirement of power device module modifications.

For the junction temperature measurement by the IR camera, the removal of dielectric insulating gel or molding compound is required. Furthermore, both die and bond-wires must be painted by black paint in order to obtain the homogenous emissivity across the surface of the die.

Fig. 23 shows the IGBT surface covered by black paint and the measurement of junction temperature by the IR camera [73]. From this method, quite correct junction temperatures can be obtained. However, this method requires modification of power device modules. Furthermore, a high resolution IR camera is relatively expensive. Finally, high-voltage operation may be unsafe due to the absence of dielectric gel or molding compound.

B. Indirect Junction Temperature Measurement Methods

1) Junction Temperature Estimation Method by V_{CE_ON} at High Current [51], [66], [74]–[76]: The junction temperature (T_j) can be obtained from V_{CE_ON} of IGBT or V_F of the diode because they are temperature sensitive electric parameters (TSEPs). For T_j measurement from V_{CE_ON} , preliminary I-V



Fig. 22. Junction temperature and case temperature measurements by optic fiber sensors [72].

characterization of power devices is essential in order to obtain the dependence of temperature on $V_{\rm CE,ON}$.

Fig. 24 shows the I-V characterization curves of an IGBT under different temperatures.



Fig. 23. Junction temperature measurement of IGBT by the IR camera (a) before painting, (b) after painting, and (c) IR image of IGBT [73].



Fig. 24. I-V characterization curves of an IGBT.



Fig. 25. *K*-factors depending on current levels (a) NTC region and (b) PTC region.

It is needed to derive V_{CE_ON} as a function of temperature at a given current level in order to get T_j from the *I*-*V* characteristic curves. In order to derive the relation between V_{CE_ON} and T_j , V_{CE_ON} should be expressed as a function of the current. Then, the temperature variation can be represented as a function of V_{CE_ON} at a given current by *K*-factor (*K*) as shown in Fig. 25. Based on the above-mentioned relations, T_j can be estimated from the measured current and V_{CE_ON} as follows:

$$T_{j\text{-est}} = K_{(I)} \cdot \left(V_{\text{CE}} - V_{\text{CE}} - V_{(E)} \right) + T_B.$$
(8)

where $K_{(I)}$ is the K-factor as a function of current, V_{CE_M} is the measured on-state V_{CE} in real time, and $V_{CE_B(I)}$ is the base on-state V_{CE} as a function of current, which can be chosen among the characterization curves. T_B is the base temperature corresponding to the base on-state V_{CE} .



Fig. 26. Four-point probing method for the interconnection resistance measurement in an open module [56], [77].



Fig. 27. Measured parasitic package resistances of high- and low-side IGBTs in an open module as a function of temperature [56], [77].

However, packaged devices do not permit to solely measure V_{CE_ON} of the IGBT. The measured V_{CE_ON} includes voltage drops on various interconnection elements such as bond-wires and it may cause a large temperature measurement error. This is because the *I*–*V* characterization of IGBT is performed under the homogeneous temperature distribution of power device modules, but power device modules have a nonhomogeneous temperature distribution during PC test and therefore, R_{int} will make different voltage drops [77].

2) Junction Temperature Estimation Method by V_{CE_ON} at High Current With Compensation [56], [77]: The compensation method for the effect of R_{int} on temperature measurement has been proposed in [56] and [77]. By measuring the interconnection resistance under different temperatures using a fourpoint probing method as shown in Fig. 26, a resistance variation factor (RVF) has been obtained as shown in Fig. 27.

Fig. 28 shows the simplified temperatures in the power module when an AC current is applied, where $T_{j,chip}$ is the junction temperature of the die, $T_{j,est}$ is the estimated junction temperature using $V_{CE,ON}$ and load current, T_{Rint} is the average temperature of interconnection materials in the modules, and T_H is the heat-sink temperature, typically kept constant during



Fig. 28. Simplified temperatures in the power module when an AC current is applied [56], [77].

the PC test. The temperature difference between $T_{j,chip}$ and T_{Rint} makes the measurement errors $(T_{j,chip} - T_{j,est})$.

A reasonable assumption, which has been supported by the experimental observations, is that the temperature difference between T_{j_chip} and T_{Rint} during one fundamental period of the output current has a similar trend with the temperatures as shown in Fig. 28. Therefore, it can be expressed as (9) and the resistance variation can be represented as (10). Therefore, on-state voltage compensation V_{CE_comp} can be expressed as

$$T_{j_chip} - T_{Rint} = \alpha \cdot (T_{j_est} - T_H).$$
(9)

$$\Delta R_{\rm int} = \alpha \cdot (T_{j\,\rm est} - T_H) \cdot \text{RVF}. \tag{10}$$

$$V_{\text{CE}\text{-comp}} = \Delta R_{\text{int}} \cdot I = \alpha \cdot (T_{j\text{-est}} - T_H) \cdot \text{RVF} \cdot I. \quad (11)$$

where T_H is the heat-sink temperature, α is the scaling factor, RVF is the resistance variation factor, and *I* is the output current. Finally, the equation for the junction temperature measurement by $V_{\text{CE-ON}}$ and load current is extended by including this factor as

$$T_{j\text{-est.comp}} = K_{(I)} \cdot (V_{\text{CE}} - V_{\text{CE}} - U_{\text{CE}}) + V_{\text{CE}} - V_{\text{CE}}) + T_B.$$
(12)

This method can improve the junction temperature measurement using $V_{\text{CE},\text{ON}}$ at high current.

Fig. 29 shows the measured T_j by an IR camera and T_{j_est} before and after the compensation method is applied in the AC PC test. It can be seen from the results that the accuracy of the junction temperature estimation using V_{CE_ON} at high currents is significantly improved.

A similar approach has also been published in [78], where finite element method simulation is used to find the resistance variation depending on temperatures.

This method requires efforts to find α and RVF for different kinds of power device modules. Furthermore, it requires a very accurate current sensor. In addition, the $V_{\rm CE_ON}$ variation due to the bond-wire degradation affects the junction temperature measurement. Therefore, I-V characterization must be performed again to eliminate the bond-wire degradation effect.

Fig. 30 shows the online junction temperature monitoring result under the AC PC test where red arrow indicates the I-V



Fig. 29. Comparison of T_j measured by the IR camera and $T_{j,\text{est}}$ before and after the compensation in the AC power cycling test ($f_{\text{out}} = 3 \text{ Hz}$) [56], [77].



Fig. 30. Power cycling test result with junction temperature monitoring (a) on-state collector–emitter voltage ($V_{\rm CE_ON}$) and (b) estimated junction temperature at 29 A [56].

recharacterization points. The estimated junction temperature T_{j_est} increases as $V_{\text{CE_ON}}$ increases. After the *I–V* recharacterization, T_{j_est} decreases to its initial value. It can be seen from the results that $V_{\text{CE_ON}}$ increases due to the bond-wire degradation.

Fig. 31 shows the change of parameters for the junction temperature estimation due to bond-wire fatigue during the PC test.

3) Junction Temperature Estimation Method by $V_{\text{CE.ON}}$ at Low Current [51], [63], [67], [79], [80]: The most commonly used method for the junction temperature estimation is $V_{\text{CE.ON}}$ at low constant sensing current generally in range of 1–100 mA. This method has the advantage that the effect of R_{int} variation on $T_{j\text{-est}}$ can be reduced because $R_{\text{int}} * I_C$ is relatively smaller than $V_{\text{CE.Chip}}$ in (1). This method requires also initial



Fig. 31. Change of parameters for T_j estimation due to bond-wire fatigue during the power cycling test (a) *K*-factor (b) base $V_{\text{CE}_{ON}}$ as a function of current ($V_{\text{CE}_{B}(I)}$) at 30 °C [see (12)] [56].



Fig. 32. V_{CEON} of an IGBT as a function of temperature under different injected currents [79].

characterization of the DUT under different temperatures as shown in Fig. 32.

Fig. 33 shows the measurement points of $V_{CE,ON}$ at low current under the DC PC test [see Fig. 5(a)]. For junction temperature increase, high current is injected in the DC PC test by turning on a control switch. Then, the injection of high current is stopped in order to get the desired temperature swing and 100 mA is injected into this state for the temperature estimation. For T_{jmax} estimation, $V_{CE,ON}$ is measured as soon as high current injection is stopped and only 100 mA current is injected. It is assumed that T_{j1} , just before stopping the high current injection, is almost the same with T_{j2} , just after the injection of 100 mA. The $V_{CE,ON}$ measurement for T_{jmin} can be interpreted in a similar way. Consequently, $T_{j.est}$ can be measured directly from $V_{CE,ON}$ at 100 mA as

$$T_{j_est} = K \cdot (V_{CE_M} - V_{CE_B}) + T_B.$$
(13)



Fig. 33. Measurement points of $V_{CE,ON}$ at low current under the DC power cycling test [see Fig. 5(a)].



Fig. 34. AC power cycling test setup (see Fig. 15) with supplementary MOS-FETs and IGBTs for junction temperature estimation [67].

where K is the K-factor, V_{CE_M} is the measured V_{CE_ON} at 100 mA in real time, and V_{CE_B} is the base on-state V_{CE} . T_B is the base temperature corresponding to the base V_{CE_ON} .

In silicon devices, *K* has generally a negative temperature dependence of $-2 \text{ mV}/ \degree \text{C}$. $V_{\text{CE}-\text{ON}}$ at low current can also be seen to depend highly on value of sensing current [79]. Therefore, the sensing current should be strictly controlled. Furthermore, the measurement of $V_{\text{CE}-\text{ON}}$ at low sensing current is impossible during normal load current commutation and thus this method is not proper for AC PC test. To apply this method for AC PC test, additional switches are included in order to interrupt the load current and isolate the DUT while the $V_{\text{CE}-\text{ON}}$ measurement at low sensing current is performed [67].

Fig. 34 shows the AC PC test setup [see Fig. 15(a)] where supplementary MOSFETs and IGBTs are placed in the load line. They can divert load current in 1 μ s by turning off MOSFETs and turning on IGBTs. Then, the 100 mA sensing current is injected into desired IGBT and V_{CE-ON} is used for T_j measurement. This procedure can be finished in a few hundreds of microseconds.

Fig. 35 shows a simulation of the interruption effect on the junction temperature based on the above-mentioned approach. In that case, all values are sampled in the same modulation period. A few degree variation of junction temperature can be observed during the $V_{\rm CE_ON}$ measurement procedure but the estimated temperature agrees well with the measured temperature by the IR camera as shown in Fig. 36.

4) Junction Temperature Estimation Method by Internal Gate Resistance (R_{Gint}) [73], [81], [82]: This method is using



Fig. 35. Simulation result of the interruption effect on the junction temperature [67].

an internal gate resistance (R_{Gint}) , which is located on the chip itself as a TSEP.

Fig. 37 shows R_{Gint} of one IGBT inside an Infineon FS200R12PT4 module under different temperatures, measured by a Keysight E4990A impedance analyzer. A temperature sensitivity of 4.2 m Ω / °C can be observed. The R_{Gint} can be obtained from the peak gate current (I_{GPeak}) and voltage swing of the gate driver. I_{GPeak} is measured during the normal charging cycle of the gate terminal during turn-on.

The gate circuit of IGBTs before the threshold voltage is reached (i.e., during turn-on delay) can be viewed as a step response of a second-order *RLC* circuit as shown in Fig. 38 including gate driver as a step voltage source, the parasitic gate inductance (L_G) , both external (R_{Gext}) and internal gate resistances (R_{Gint}) , and gate capacitance (C_G) . Under the assumption that L_G is kept low and the *RLC* circuit is sufficiently overdamped (i.e., $R^2 > 4L/C$), its behavior can be simplified as a first-order *RC* circuit where the initial charging current into the capacitor can be calculated as

$$I = \frac{V}{R} \cdot e^{-t/R_G C_G}$$

$$R_G \cdot C_G = (R_{Gext} + R_{Gint}) \cdot [C_{GS} + C_{GD}(V_{DS})].$$
(14)

where R_{Gext} is the external gate resistance, R_{Gint} is the internal gate resistance, C_{GS} is the gate–source capacitance (gate–emitter in IGBTs), C_{GD} is the gate–drain capacitance (gate–collector in IGBTs), and V_{DS} is the drain–source voltage (collector–emitter in IGBTs). From this, the peak gate current can be approximated by Ohm's law, $I \approx V/R$, where V is the voltage swing of the gate driver, and R is the total gate resistance. If it is assumed that the temperature dependence of



Fig. 36. Comparison of estimated junction temperature ($T^{\circ}V_{CE}$) with measured temperature by the IR camera (T° camera) [67].



Fig. 37. $R_{G \text{ int}}$ of one IGBT inside an Infineon FS200R12PT4 module under different temperatures [81].



Fig. 38. Simplified gate circuit of IGBTs before the threshold voltage is reached.



Fig. 39. V_{RGext} peak detector schematic.



Fig. 40. Peak of $V_{RG \text{ ext}}$ by peak detector under different temperatures [81].

 $R_{G\text{ext}}$ is insignificant, C_G is stable until the gate voltage is reached to the threshold voltage and L_G has a negligible impact on the behavior of the circuit under overdamped condition. The variation of $R_{G\text{int}}$ depending on temperature can be only cause of a peak gate current ($I_{G\text{Peak}}$) change. $I_{G\text{Peak}}$ can be monitored by measuring the voltage across $R_{G\text{ext}}$ ($V_{RG\text{ext}}$) as this voltage is directly proportional to $I_{G\text{Peak}}$.

Fig. 39 shows the V_{RGext} peak detector for obtaining R_{Gint} , which consists of a differential amplifier, a peak detector, a memory capacitor, and a reset switch, controlled by the gate voltage signal.

Fig. 40 shows the V_{RGext} peak detector output on an Infineon FF200R12PT4 under different temperatures. From the peak of



Fig. 41. Calculated $R_{G \text{ int}}$ of Infineon FF1000R17IE4 based on $V_{RG \text{ ext},\text{peak}}$ under different temperatures [81].



Fig. 42. Estimated temperature versus load current under room temperature, 24.5 $^{\rm o}{\rm C}$ [81].

 V_{RGext} , R_{Gint} can be calculated based on (14) and the assumptions mentioned above:

$$R_{Gint} = \frac{V_{G+} - V_{G-}}{(V_{RGext_peak}/R_{Gext})} - R_{Gext}.$$
 (15)

where V_{G+} is gate voltage for turning on, V_{G-} is the gate voltage for turning off, $V_{RGext-peak}$ is peak voltage across R_{Gext} , and R_{Gext} is the external gate resistance.

Fig. 41 shows the calculated R_{Gint} of Infineon FF1000R17IE4 based on $V_{RGext,peak}$ under different temperatures. From this, the relationship between R_{Gint} and temperature is derived as

$$R_{Gint} = (0.917 \cdot 10^{-3}) \cdot T_j + 1.582.$$
 (16)

Fig. 42 shows the estimated temperature versus load current under room temperature, 24.5 °C. It can be seen from the result that the load current does not alter the temperature measurement method by R_{Gint} and the estimated temperatures agree well with real temperature. Furthermore, this method is not affected by partial bond-wire lift-off. Therefore, this method could be a good option for the PC test. However, this method requires an additional measurement circuit besides the $V_{CE.ON}$

Method	Dependents	Linearity	Resolution of sensing parameter	Additional circuit (in addition to $V_{C E \downarrow O N}$ measurement circuit)	Remarks
V _{CE-ON} (<i>I</i> _{high}) [51], [69], [74]–[76]	$T, I, V_{\rm GE}$	Good linearity	\pm (2–3) mV/ °C	No	 Require accurate current sensor. Large estimation error due to nonhomogeneous temperature distribution of internal resistance.
$V_{CE,ON}(I_{high})$ with compensation [56], [77], [78]	$T, I, V_{\rm GE}$	Good linearity	\pm (2–3) mV/ °C	No	- Requires efforts to find compensation factors for different kinds of power device modules
$V_{\rm CE,ON} \left(I_{\rm low} \right)$ [51], [63], [67], [79], [80]	Т	Good linearity	2 mV/ °C in Silicon device	Yes	 Interrupt converter operation in AC power cycling test. Very accurate small current injection is required.
Internal gate resistance $(R_{G \text{ int}})$ [73], [81], [82]	$T, V_{\rm GE}$	Good linearity	(1–3) mΩ/ °C	Yes	 Accuracy is affected by internal gate pads positions of power device modules. Five main criteria are required for designing a gate driver [69]. Not applicable for IGBT modules which have gate drives inside of modules.
Gate threshold voltage ($V_{\rm TH}$) [84]	Т	Good linearity	-(2-10) mV/ °C	Yes	 Require disconnection of device from power circuit. Require increased gate resistor. May require measurement synchronization accuracy in nanoseconds
Saturation current (I_{sat}) [85]	Τ, V	Not Linear (Exponential)	Varies depending on temperature range	Yes	 Additional gate voltage is required. The device is partially turned on with a low gate voltage during the off-state.
Short circuit current $(I_{\rm SC})$ [86]	Τ, V	Good linearity	Depending on devices (0.17% of $I_{\rm S \ C \ m \ ax}$ / °C)	Yes	- Limitation in the measurement frequency
Switching time (rise time, turn-off time) [87]–[90]	$T,I,V,V_{\rm GE}$	Good linearity	ns/ °C	Yes	 Measuring parameters are influenced by lots of electrical parameters and are too sensitive.

 TABLE IV

 Comparison of Introduced Indirect Junction Temperature Estimation Methods for Power Cycling Tests

measurement circuit. Furthermore, this method can have a junction temperature estimation error depending on the gate pad position of various IGBTs. Therefore, it requires a good knowledge of the gate pad position.

5) Junction Temperature Estimation Method by Other TSEPs: The gate threshold voltage $(V_{\rm TH})$ is also one of well-known TSEPs. Considering the *n*-channel MOSFET, the threshold voltage is given by [83]

$$V_{\rm TH} = \frac{2d}{\varepsilon_{\rm ox}} \sqrt{\varepsilon_s N_A k T \ln\left(\frac{N_A}{n_i}\right)} + \frac{2kT}{q} \ln\left(\frac{N_A}{n_i}\right). \quad (17)$$

where ε_s is the semiconductor permittivity, ε_{ox} is the oxide permittivity, d is the oxide thickness, N_A is the acceptor doping density, n_i is the intrinsic carrier concentration, k is the Boltzmann constant, and q is the elementary charge.

The negative temperature dependence is observed mainly due to n_i increase as temperature increases. The sensitivity depends on semiconductors chips. It is generally -2 to -10 mV/ °C range [79].

In [84], the $V_{\rm TH}$ measurement circuit for junction temperature estimation of MOSFETs is proposed. The proposed circuit adds an additional gate resistor of several k Ω in order to measure the current and gate voltage properly by slowing down the turn-on transition when the $V_{\rm TH}$ measurement is required. Furthermore, the $V_{\rm TH}$ measurement is also performed under steady-state condition. For this measurement, an additional switch is required in order to disconnect the MOSFET under test from the main power circuit. Then, gate and drain are connected by additional components when $V_{\rm TH}$ is measured by injecting the small fixed drain current of several mA.

Another known TSEP for IGBTs and MOSFETs is the saturation current (I_{sat}) under a given gate–emitters (gate–source) and a given collector–emitter (drain–source) voltages [85]. I_{sat} of the IGBT can be represented by

$$I_{\rm sat} = \left(1 + \beta_{\rm PNP} \frac{\mu_{\rm ns} C_{\rm ox} Z_c}{2L_c}\right) \cdot \left(V_{\rm GS} - V_{\rm TH}\right)^2.$$
(18)

where $\beta_{\rm PNP}$ is the current gain of the bipolar transistor in IGBT (for MOSFET, $\beta_{\rm PNP} = 0$), $\mu_{\rm ns}$ is the surface mobility of electrons, $C_{\rm ox}$ is the oxide capacitance, Z_c is the channel width, L_c is the channel length, $V_{\rm GS}$ is the gate source voltage, and $V_{\rm TH}$ is the gate threshold voltage. In (18), $\mu_{\rm ns}$ and $V_{\rm TH}$ are the parameters, which are varied depending on temperatures.

In [85], the parameter is used for the junction temperature measurement when the semiconductor is in the off-state by partially turning on the device for 2 μ s with a gate voltage of about 6 V. This method interrupts the normal power converter operation as $V_{\rm CE-ON}$ at low current. Therefore, an additional circuit is required to be used for the AC PC test. Furthermore, I_{sat} has an exponential relationship with the temperature, which could cause difficulties in the calibration procedures.

In [86], the short-circuit current, which has a negative thermal coefficient is used as a TSEP for junction temperature estimation. In this method, a hard switching short fault is induced during converter operation by an additional switch for by passing short current, where peak short current is measured for the junction temperature estimation. This method does not disturb the converter operation and thus it can be used for both DC and AC PC tests. The main problem of this method is a very high thermal dissipation during the short circuit, which can cause a fast thermal runaway. Furthermore, the related repetitive short-circuit stress can accelerate the degradation of the DUT.

Besides the above-mentioned methods, the switching time such as rise time and turn-off time can be used for junction temperature estimation [87]–[90]. However, there is a difficulty in real implementation due to the too sensitive measuring parameter. Typically it is ns/ °C.

The introduced indirect junction temperature estimation methods which can be used for PC tests are summarized in Table IV.

VI. CONCLUSION

In this paper, representative PC test circuits, monitoring circuits of failure indicators, and monitoring strategies under different PC test methods are presented in order to give an insight of PC test design for the reliability assessment of power device modules by providing the current state of knowledge of the topic by organizing and evaluating the current literature.

In the first section of this paper, an overview of the major failure mechanisms and related failure indicators of a standard power IGBT module are given. Then, schematics and operating principles of representative PC test circuits, conventional DC PC circuits, DC PC test circuit with saturation mode of DUT, and AC PC circuits are presented and their features are summarized.

The V_{CE_ON} and V_F measurement circuits for the condition monitoring of power device modules during PC tests are introduced by dividing into offline and online measurement methods. The offline methods are simple to implement, and have no dependence on PC test conditions. Furthermore, the measurement circuits are relatively simple. However, in the offline measurement methods, the PC test must be stopped for the monitoring of the failure indicators. On the other hand, online measurement methods can monitor the wear-out condition of power device modules under test in real time which gives a convenience to perform the PC test. However, typically, these measurements circuits are complex and more expensive.

Finally, direct and indirect junction temperature estimation methods are presented for the monitoring of solder joint fatigue and also in order to know the applied temperature stress in the PC test. Typically, in direct measurements methods, IR camera and optic fiber sensor are the most widely used methods. These methods are simple to perform but the related equipment are expensive and these methods require the modifications of power device modules. Indirect measurement methods by TSEPs are widely used because they do not need to modify the package of power device modules and less expensive ways. However, the junction temperature measurement in real converter operation such as AC PC test is still under study because a universal solution does not exist yet. The indirect junction temperature measurement methods by TSEPs are introduced and their features are also compared.

REFERENCES

- F. Blaabjerg, Z. Chen, and S. B. Kjaer, "Power electronics as efficient interface in dispersed power generation systems," *IEEE Trans. Power Electron.*, vol. 19, no. 5, pp. 1184–1194, Sep. 2004.
- [2] F. Blaabjerg, R. Teodorescu, M. Liserre, and A. V. Timbus, "Overview of control and grid synchronization for distributed power generation systems," *IEEE Trans. Ind. Electron.*, vol. 53, no. 5, pp. 1398–1409, Oct. 2006.
- [3] H. Wang et al., "Transitioning to physics-of-failure as a reliability driver in power electronics," *IEEE J. Emerging Sel. Topics Power Electron.*, vol. 2, no. 1, pp. 97–114, Mar. 2014.
- [4] H. Wang, M. Liserre, and F. Blaabjerg, "Toward reliable power electronics: Challenges, design tools, and opportunities," *IEEE Ind. Electron. Mag.*, vol. 7, no. 2, pp. 17–26, Jun. 2013.
- [5] L. M. Moore and H. N. Post, "Five years of operating experience at a large, utility-scale photovoltaic generating plant," *Prog. Photovolt.: Res. Appl.*, vol. 16, no. 3, pp. 249–259, 2008.
- [6] Reliawind, Project final report on wind turbine reliability profiles—Field data reliability analysis, 2011.
- [7] F. Spinato, P. J. Tavner, G. J. W. van Bussel, and E. Koutoulakos, "Reliability of wind turbine subassemblies," *IET Renew. Power Gener.*, vol. 3, no. 4, pp. 387–401, Dec. 2009.
- [8] S. Yang, A. Bryant, P. Mawby, D. Xiang, L. Ran, and P. Tavner, "An industry-based survey of reliability in power electronic converters," *IEEE Trans. Ind. Appl.*, vol. 47, no. 3, pp. 1441–1451, May/Jun. 2011.
- [9] E. Wolfgang, "Examples for failures in power electronics systems," presented at the *EPE Tutorial Rel. Power Electron. Syst.*, Nuremburg, Germany, Apr. 2007.
- [10] S. Yang, D. Xiang, A. Bryant, P. Mawby, L. Ran, and P. Tavner, "Condition monitoring for device reliability in power electronic converters: A review," *IEEE Trans. Power Electron.*, vol. 25, no. 11, pp. 2734–2752, Nov. 2010.
- [11] N. C. Sintamarean, F. Blaabjerg, H. Wang, F. Iannuzzo, and P. P. Rimmen, "Reliability oriented design tool for the new generation of grid connected PV-inverters," *IEEE Trans. Power Electron.*, vol. 30, no. 5, pp. 2635–2544, May 2015.
- [12] U. M. Choi, F. Blaabjerg, and K. B. Lee, "Study and handling methods of power IGBT module failures in power electronic converter systems," *IEEE Trans. Power Electron.*, vol. 30, no. 5, pp. 2517–2533, May 2015.
- [13] K. Ma, M. Liserre, F. Blaabjerg, and T. Kerekes, "Thermal loading and lifetime estimation for power device considering mission profiles in wind power converter," *IEEE Trans. Power Electron.*, vol. 30, no. 2, pp. 590–602, Feb. 2015.
- [14] H. Wang, D. A. Nielsen, and F. Blaabjerg, "Degradation testing and failure analysis of DC film capacitors under high humidity conditions," *Microelectron. Rel.*, vol. 55, nos. 9–10, pp. 2007–2011, Aug./Sep. 2015.
- [15] J.Lutz, H. Schlangenotto, U. Scheuermann, and R. D. Doncker, Semiconductor Power Device—Physics, Characteristic, Reliability. New York, NY, USA: Springer-Verlag, 2011, ch. 11.
- [16] C. Durand, M. Klingler, D. Coutellier, and H. Naceur, "Power cycling reliability of power module: A survey," *IEEE Trans. Device Mater. Rel.*, vol. 16, no. 1, pp. 80–97, Mar. 2016.
- [17] J. Lutz, "Packaging and reliability of power modules," in Proc. 8th Int. Conf. Integr. Power Electron. Syst., Feb. 2014, pp. 1–8.
- [18] V. Smet *et al.*, "Ageing and failure modes of IGBT modules in hightemperature cycling," *IEEE Trans. Ind. Electron.*, vol. 58, no. 10, pp. 4931–4941, Oct. 2011.
- [19] A. Morozumi, K. Yamada, T. Miyasaka, S. Sumi, and Y. Seki, "Reliability of power cycling for IGBT power semiconductor modules," *IEEE Trans. Ind. Appl.*, vol. 39, no. 3, pp. 665–671, May/Jun. 2003.
- [20] U. M. Choi et al., "Power cycling test and failure analysis of molded intelligent power IGBT module under different temperature swing durations," *Microelectron. Rel.*, vol. 64, pp. 403–408, Sep. 2016.
- [21] E. Ozkol, F. Brem, C. Liu, S. Hartmann, and A. Kopta, "Enhanced power cycling performance of IGBT modules with a reinforced emitter contact," *Microelectron. Rel.*, vol. 55, no. 6, pp. 912–918, May 2015.

- [22] U. Scheuermann and P. Beckedahl, "The road to the next generation power module—100% solder free design," in *Proc. 5th Int. Conf. Integr. Power Electron. Syst.*, Mar. 2008, pp. 1–10.
- [23] S. Haumann, M. Baker, J. Rudzki, R. Eisele, and F. Osterwald, "Novel bonding and joining technology for power electronics-enable for improved lifetime, reliability cost and power density," in *Proc. 2013 28th Annu. IEEE Appl. Power Electron. Conf. Expo.*, 2013, pp. 622–626.
- [24] U. Scheuermann and R. Schmidt, "A new lifetime model for advanced power modules with sintered chips and optimized Al wire bonds," in *Proc. 2013 15th Eur. Conf. Power Electron. Appl.*, May 2013, pp. 1–10.
- [25] R. Bayerer, T. Herrmann, T. Licht, J. Lutz, and M. Feller, "Model for power cycling lifetime of IGBT modules-various factors influencing lifetime," in *Proc. 5th Int. Conf. Integr. Power Electron. Syst.*, 2008, pp. 1–6.
- [26] ABB, "Load-cycling capability of HiPakTM IGBT modules," ABB Application Note, Zürich, Switzerland, May 2012.
- [27] L. R. GopiReddy, L. M. Tolbert, B. Ozpineci, and J. O. P. Pinto, "Rainflow algorithm-based lifetime estimation of power semiconductors in utility applications," *IEEE Trans. Ind. Appl.*, vol. 51, no. 4, pp. 3368–3375, Jul./Aug. 2015.
- [28] H. Huang and P. A. Mawby, "A lifetime estimation technique for voltage source inverters," *IEEE Trans. Power Electron.*, vol. 28, no. 8, pp. 4113–4119, Aug. 2013.
- [29] P. D. Reigosa, H. Wang, Y. Yang, and F. Blaabjerg, "Prediction of bond wire fatigue of IGBTs in a PV inverter under a long-term operation," *IEEE Trans. Power Electron.*, vol. 31, no. 10, pp. 7171–7182, Oct. 2016.
- [30] M. Mermet-Guyennet, X. Perpina, and M. Piton, "Revisiting power cycling test for better life-time prediction in traction," *Microelectron. Rel.*, vol. 47, nos. 9–11, pp. 1690–1695, Sep./Nov. 2007.
- [31] L. R. GopiReddy, L. M. Tolbert, and B. Ozpineci, "Power cycle testing of power switches: A literature survey," *IEEE Trans. Power Electron.*, vol. 30, no. 5, pp. 2465–2473, May 2015.
- [32] A. Volke and M. Hornkamp, *IGBT Modules—Technologies, Driver and Application*. Munich, Germany: Infineon Technologies AG, 2011. ISBN: 978-3-00-032076-7.
- [33] K. Ma and F. Blaabjerg, "The impact of power switching devices on the thermal performance of a 10 MW wind power NPC converter," *Energies*, vol. 5, no. 7, pp. 2559–2577, Jul. 2012.
 [34] C. Busca *et al.*, "An overview of the reliability prediction related aspects
- [34] C. Busca *et al.*, "An overview of the reliability prediction related aspects of high power IGBTs in wind power applications," *Microelectron. Rel.*, vol. 51, nos. 9–11, pp. 1903–1907, Sep./Nov. 2011.
- [35] A. Wintrich, U. Nicolai, W. Tursky, and T. Reimann, *Application Manual Power Semiconductors*. Nuremberg, Germany: SEMIKRON International GmbH, 2011. ISBN: 978-3-938843-66-6.
- [36] K. B. Pedersen, "IGBT module reliability: Physics-of-failure based characterization and modelling," Ph.D. dissertation, Aalborg Univ., Aalborg, Denmark, Dec. 2014.
- [37] M. Ciappa, "Selected failure mechanism of modern power modules," *Microelectron. Rel.*, vol. 42, nos. 4–5, pp. 653–667, Apr./May 2002.
- [38] H. S.-H. Chung, H. Wang, F. Blaabjerg, and M. Pecht, *Reliability of Power Electronic Converter Systems*. Stevenage, U.K.: Inst. Eng. Technol., 2016, ch. 10. ISBN: 978-1-84919-902-5.
- [39] O. Schilling, M. Schfer, K. Mainka, M. Thoben, and F. Sauerland, "Power cycling testing and FE modeling focussed on Al wire bond fatigue in high power IGBT modules," *Microelectron. Rel.*, vol. 52, nos. 9–10, pp. 2347–2352, Sep./Oct. 2012.
- [40] A. Morozumi, K. Yamada, T. Miyasaka, S. Sumi, and Y. Seki, "Reliability of power cycling for IGBT power semiconductor modules," *IEEE Trans. Ind. Appl.*, vol. 39, no. 3, pp. 665–671, May/Jun. 2003.
- [41] Y. Celnikier, L. Benabou, L. Dupont, and G. Coquery, "Investigation of the heel crack mechanism in Al connections for power electronics modules," *Microelectron. Rel.*, vol. 51, no. 5, pp. 965–974, May 2011.
- [42] A. Hamidi, N. Beck, K. Thomas, and E. Herr, "Reliability and lifetime evaluation of different wire bonding technologies for high power IGBT modules," *Microelectron. Rel.*, vol. 39, nos. 6–7, pp. 1153–1158, Jun./Jul. 1999.
- [43] Y. Avenas, L. Dupont, N. Baker, H. Zara, and F. Barruel, "Condition monitoring: A decade of proposed techniques," *IEEE Ind. Electron. Mag.*, vol. 9, no. 4, pp. 22–36, Dec. 2015.
- [44] A. Singh, A. Anurag, and S. Anand, "Evaluation of Vce at inflection point for monitoring bond wire degradation in discrete packaged IGBTs," *IEEE Trans. Power Electron.*, vol. 32, no. 4, pp. 2481–2484, Apr. 2017.
- [45] U. Scheuermann and R. Schmidt, "Impact of solder fatigue on module lifetime in power cycling tests," in *Proc. 2011 14th Eur. Conf. Power Electron. Appl.*, Aug. 2011, pp. 1–10.

- [46] B. Ji, "In-situ health monitoring of IGBT power modules in EV applications," Ph.D. dissertation, , School Electr. Electron. Eng., Newcastle Univ., Newcastle upon Tyne, U.K., Dec. 2011, ch. 2.
- [47] U. Scheuermann and S. Schuler, "Power cycling results for different control strategies," *Microelectron. Rel.*, vol. 50, nos. 9–11, pp. 1203–1209, Sep./Nov. 2010.
- [48] M. Bouarroudj, Z. Khatir, J. P. Ousten, F. Badel, L. Dupont, and S. Lefebvre, "Degradation behavior of 600 V–200 A IGBT modules under power cycling and high temperature environment conditions," *Microelectron. Rel.*, vol. 47, nos. 9–11, pp. 1719–1724, Sep./Nov. 2007.
- [49] M. Held, P. Jacob, G. Nicoletti, P. Scacco, and M.-H. Poech, "Fast power cycling test for IGBT modules in traction application," in *Proc. 2nd Int. Conf. Power Electron. Drive Syst.*, May 1997, pp. 425–430.
- [50] W. Lai et al., "Experimental investigations on the effects of narrow junction temperature cycles on die-attach solder layer in an IGBT module," *IEEE Trans. Power Electron.*, vol. 32, no. 2, pp. 1431–1441. Feb. 2017.
- [51] A. Amoiridis, A. Anurag, P. Ghimire, S. Munk-Nielsen, and N. Baker, "Vce-based chip temperature estimation methods for high power IGBT modules during power cycling—A comparison," in *Proc. 2015 17th Eur. Conf. Power Electron. Appl.*, Sep. 2015, pp. 1–9.
- [52] D. C. Katsis and J. D. Van Wyk, "Void-induced thermal impedance in power semiconductor modules: Some transient temperature effects," *IEEE Trans. Ind. Appl.*, vol. 39, no. 5, pp. 1239–1246, Sep./Oct. 2003.
- [53] D. C. Katsis and J. D. Van Wyk, "A thermal, mechanical, and electrical study of voiding in the solder die-attach of power MOSFETs," *IEEE Trans. Compon. Packag. Technol.*, vol. 29, no. 1, pp. 127–136, Mar. 2006.
- [54] R. Frey, D. Grafham, and T. Mackewicz, "New 500V linear MOS-FETs for a 120 kW active load," in *Proc. PCIM Eur. 2000*, Jun. 2000, pp. 511–515.
- [55] A. Sattar and V. Tsukanov, "MOSFETs withstand stress of linear-mode operation," *Power Electron. Technol.*, vol. 33, pp. 34–39, Apr. 2007.
- [56] U. M. Choi, S. Jørgensen, and F. Blaabjerg, "Advanced accelerated power cycling test for reliability investigation of power device modules," *IEEE Trans. Power Electron.*, vol. 31, no. 12, pp. 8371–8386, Dec. 2016.
- [57] U. M. Choi, I. Trintis, F. Blaabjerg, S. Jorgensen, and M. L. Svarre, "Advanced power cycling test for power module with on-line on-state VCE measurement," in *Proc. 2015 IEEE Appl. Power Electron. Conf. Expo.*, May 2015, pp. 2919–2924.
- [58] A. R. De Vega *et al.*, "Test setup for accelerated test of high power IGBT modules with online monitoring of Vce and Vf voltage during converter operation," in *Proc. 2014 Int. Power Electron. Conf.*, May 2014, pp. 2547–2553.
- [59] I. Trintis, P. Ghimire, S. Munk-Nielsen, and B. Rannestad, "On-state voltage drop based power limit detection of IGBT inverters," in *Proc.* 2015 17th Euro. Conf. Power Electron. Appl., Sep. 2015, pp. 1–9.
- [60] R. I. Davis and D. I. Sprenger, "Methodology and apparatus for rapid power cycle accumulation and in-situ incipient failure monitoring for power electronics modules," in *Proc. 2014 IEEE 64th Electron. Compon. Technol. Conf.*, May 2014, pp. 1996–2002.
- [61] B. Czerny , M. Lederer, B. Nagl, A. Trnka, G. Khatibi, and M. Thoben, "Thermo-mechanical analysis of bonding wires in IGBT modules under operating conditions," *Microelectron. Rel.*, vol. 52, nos. 9–10, pp. 2353–2357, Sep./Oct. 2012.
- [62] J. Pippola, I. Vaalasranta, T. Marttila, J. Kiilunen, and L. Frisk, "Product level accelerated reliability testing of motor drives with input power interruptions," *IEEE Trans. Power Electron.*, vol. 30, no. 5, pp. 2614–2622, May 2015.
- [63] B. Ji *et al.*, "In situ diagnostics and prognostics of solder fatigue in IGBT modules for electric vehicle drives," *IEEE Trans. Power Electron.*, vol. 30, no. 3, pp. 1535–1543, Mar. 2015.
- [64] B. Ji, V. Pickert, W. Cao, and B. Zahawi, "In situ diagnostics and prognostics of wire bonding faults in IGBT modules for electric vehicle drives," *IEEE Trans. Power Electron.*, vol. 28, no. 12, pp. 5568–5577, Dec. 2013.
- [65] R. O. Nielsen, J. Due, and S. Munk-Nielsen, "Innovative measuring system for wear-out indication of high power IGBT modules," in *Proc. 2011 IEEE Energy Convers. Congr. Expo.*, Sep. 2011, pp. 1785–1790.
- [66] V. Smet, F. Forest, J.-J. Huselstein, A. Rashed, and F. Richardeau, "Evaluation of Vce monitoring as a real-time method to estimate aging of bond wire-IGBR modules stressed by power cycling," *IEEE Trans. Ind. Electron.*, vol. 60, no. 7, pp. 2760–2770, Jul. 2013.
- [67] F. Forest, A. Rashed, J.-J. Huselstein, T. Martire, and P. Enrici, "Fast power cycling protocols implemented in an automated test bench dedicated to IGBT module ageing," *Microelectron. Rel.*, vol. 55, no. 1, pp. 81–92, Jan. 2015.

- [68] S. Beczkowski, P. Ghimire, A. R. de Vega, S. Munk-Nielsen, B. Rannestad, and P. Thogersen, "Online Vce measurement method for wear-out monitoring of high power IGBT modules," in *Proc. 2013 15th Eur. Conf. Power Electron. Appl.*, Sep. 2013, pp. 1–7.
- [69] P. Ghimire, A. R. de Vega, S. Beczkowski, B. Rannestad, S. Munk-Nielsen, and P. Thogersen, "Improving power converter reliability: Online monitoring of high-power IGBT modules," *IEEE Ind. Electron. Mag.*, vol. 8, no. 3, pp. 40–50, Sep. 2014.
- [70] U. M. Choi, F. Blaabjerg, S. Munk-Nielsen, S. Jorgensen, and B. Rannestad, "Condition monitoring of IGBT module for reliability improvement of power converters," in *Proc. 2016 IEEE Transp. Electrif. Conf. Expo*, *Asia-Pac.*, Jun. 2016, pp. 602–607.
- [71] U. M. Choi, "Studies on IGBT module to improve the reliability of power electronic systems: From component to converter," Ph.D. dissertation, Aalborg Univ., Aalborg, Denmark, Feb. 2016.
- [72] Z. Khatir, S. Carubelli, and F. Lecoq, "Real-time computation of thermal constraints in multichip power electronic devices," *IEEE Trans. Compon. Packag. Technol.*, vol. 27, no. 2, pp. 337–344, Jun. 2004.
- [73] N. Baker, "An electrical method for junction temperature measurement of power semiconductor switches," Ph.D. dissertation, Alaborg Univ., Alborg, Denmark, Feb. 2016.
- [74] P. Ghimire, A. R. de Vega, S. Beczkowski, B. Rannestad, S. Munk-Nielsen, and P. B. Thogersen, "An online Vce measurement and temperature estimation method for high power IGBT module in normal PWM operation," in *Proc. 2014 Int. Power Electron. Conf.*, May 2014, pp. 2850–2855.
- [75] Y.-S. Kim and S.-K. Sul, "On-line estimation of IGBT junction temperature using on-state voltage drop," in *Proc. 23rd IAS Annu. Meeting*, Oct. 1998, pp. 853–859.
- [76] X. Perpina, J. F. Serviere, J. Saiz, D. Barlini, M. Mermet-Guyennet, and J. Millan, "Temperature measurement on series resistance and devices in power packs based on on-state voltage drop monitoring at high current," *Microelectron. Rel.*, vol. 46, nos. 9–11, pp. 1834–1839, 2006.
- [77] U. M. Choi, F. Blaabjerg, F. Iannuzzo, and S. Jørgensen, "Junction temperature estimation method for a 600 V, 30A IGBT module during converter operation," *Microelectron. Rel.*, vol. 55, nos. 9–10, pp. 2022–2026, Aug./Sep. 2015.
- [78] P. Ghimire, K. B. Pedersen, I. Trintis, B. Rannestad, and S. Munk-Nielsen, "Online chip temperature monitoring using vce-load current and IR thermography," in *Proc. 2015 IEEE Energy Convers. Congr. Expo.*, Sep. 2015, pp. 6602–6609.
- [79] Y. Avenas, L. Dupont, and Z. Khatir, "Temperature measurement of power semiconductor devices by thermo-sensitive electrical parameters— A review," *IEEE Trans. Power Electron.*, vol. 27, no. 6, pp. 3081–3092, Jun. 2012.
- [80] R. Schmidt and U. Scheuermann, "Using the chip as a temperature sensor—The influence of steep lateral temperature gradients on the Vce(T)-measurement," in *Proc. 2009 13th Eur. Conf. Power Electron. Appl.*, Sep. 2009, pp. 1–9.
- [81] N. Baker, S. Munk-Nielsen, F. Iannuzzo, and M. Liserre, "IGBT junction temperature measurement via peak gate current," *IEEE Trans. Power Electron.*, vol. 31, no. 5, pp. 3784–3793, May 2015.
- [82] M. Denk and M. Bakran, "Junction temperature measurement during inverter operation using a TJ-IGBT-driver," in *Proc. PCIM Eur. 2015*, May 2015, pp. 1–8.
- [83] M. Hoeer, M. Meissner, F. Filsecker, and S. Bernet, "Online temperature estimation of a high-power 4.5 kV IGBT module based on the gate-emitter threshold voltage," in *Proc. 2015 17th Eur. Conf. Power Electron. Appl.*, Sep. 2015, pp. 1–8.
- [84] H. Chen, B. Ji, V. Pickert, and W. Cao, "Real-time temperature estimation for power MOSFETs considering thermal aging effects," *IEEE Trans. Device Mater. Rel.*, vol. 14, no. 1, pp. 220–228, Mar. 2014.
- [85] D. Bergogne, B. Allard, and H. Morel, "An estimation method of the channel temperature of power MOS devices," in *Proc. 2000 IEEE 31st Annu. Power Electron. Spec. Conf.*, Jun. 2002, pp. 1594–1599.
- [86] Z. Xu, F. Xu, and F. Wang, "Junction temperature measurement of IGBTs using short-circuit current as a temperature-sensitive electrical parameter for converter prototype evaluation," *IEEE Trans. Ind. Electron.*, vol. 62, no. 6, pp. 3419–3429, Jun. 2015.
- [87] D. Barlini, M. Ciappa, M. Mermet-Guyennet, and W. Fichtner, "Measurement of the transient junction temperature in MOSFET devices under operating conditions," *Microelectron. Rel.*, vol. 47, nos. 9–11, pp. 1707–1712, Sep./Nov. 2007.
- [88] A. Bryant, S. Yang, P. Mawby, D. Xiang, Li Ran, P. Tavner, and P. Palmer, "Investigation into IGBT dV/dt during turn-off and its temperature dependence," *IEEE Trans. Power Electron.*, vol. 26, no. 10, pp. 3019– 3031, Oct. 2011.

- [89] H. Luo, Y. Chen, P. Sun, W. Li, and X. He, "Junction temperature extraction approach with turn-off delay time for high-voltage high-power IGBT modules," *IEEE Trans. Power Electron.*, vol. 31, no. 7, pp. 5122–5132, Jul. 2016.
- [90] Y. Chen, H. Luo, W. Li, X. He, F. Iannuzzo, and F. Blaabjerg, "Analytical and experimental investigation on a dynamic thermo-sensitive electrical parameter with maximum dIC/dt during turn-off for high power trench gate/field-stop IGBT modules," *IEEE Trans. Power Electron.*, vol. 32, no. 8, pp. 6394–6404, Aug. 2017.
- [91] U. M. Choi, F. Blaabjerg, and S. Jorgensen, "Study on effect of junction temperature swing durations on a lifetime of a transfer molded power IGBT module," *IEEE Trans. Power Electron.*, vol. 32, no. 8, pp. 6434–6443, Aug. 2017.
- [92] U. M. Choi, F. Blaabjerg, S. Munk-Nielsen, S. Jorgensen, and B. Rannestad, "Reliability improvement of power converters by means of condition monitoring of IGBT modules," *IEEE Trans. Power Electron.*, vol. 32, no. 10, pp. 7990–7997, Oct. 2017.



Ui-Min Choi (S'11–M'16) received the B.S. and M.S. degrees in electrical and computer engineering from Ajou University, Suwon, South Korea, in 2011 and 2013, respectively, and the Ph.D. degree in electrical engineering from Aalborg University, Aalborg, Denmark, in 2016.

He is currently in the Department of Energy Technology, Aalborg University as a Post-Doctoral Researcher. His research interests include reliability of power electronics, reliability of power device, renewable power generation, and multilevel converter.



Frede Blaabjerg (S'86–M'88–SM'97–F'03) was employed at ABB-Scandia, Randers, from 1987 to 1988. He received the Ph.D. degree in electrical engineering from Aalborg University, Denmark, in 1992. He became an Assistant Professor in 1992, an Associate Professor in 1996 and a Full Professor in power electronics and drives in 1998. He has been a part-time Research Leader at Research Center Risoe. From 2006 to 2010, he was Dean of the Faculty of Engineering, Science and Medicine and became visiting professor at Zhejiang University, China, in 2009. His

research areas are in power electronics and its applications such as in wind turbines, PV systems, reliability, harmonics, and adjustable speed drives. He was an Editor-in-Chief of the IEEE Transactions on Power Electronics 2006–2012. He was a Distinguished lecturer for the IEEE Power Electronics Society 2005–2007 and for IEEE Industry Applications Society from 2010–2011. He has been Chairman of EPE in 2007 and PEDG, Aalborg, in 2012.

Dr. Blaabjerg received the 1995 Angelos Award for his contribution in modulation technique and the Annual Teacher prize at Aalborg University. In 1998 he received the Outstanding Young Power Electronics Engineer Award from the IEEE Power Electronics Society. He has received 15 IEEE Prize paper awards and another prize paper award at PELINCEC Poland 2005. He received the IEEE PELS Distinguished Service Award in 2009 and the EPE-PEMC 2010 Council award and the IEEE William E. Newell Power Electronics Award 2014. He has received a number of major research awards in Denmark.



Søren Jørgensen received the B.S. degree in electrical, electronic and computer engineering from Aarhus University, School of Engineering, Aarhus, Denmark, in 2004.

Since 2012, he has been with Grundfos Holding A/S, Bjerringbro, Denmark, where he is a Development Engineer at Grundfos Research & Technology working with power semiconductor technology.