

National Aeronautics and Space Administration

Washington, D.C. 20546

PAT. APPL. 1N-32 320443

Reply to Attn of:

NASA Case No. <u>LEW - 14945 - 1</u>
Print Figure <u>10</u>

#### NOTICE

The invention disclosed in this document resulted from research in aeronautical and space activities performed under programs of the National Aeronautics and Space Administration. The invention is owned by NASA and is, therefore, available for licensing in accordance with the NASA Patent Licensing Regulation (14 Code of Federal Regulation 1245.2).

To storage commercial utilization of NASA-owned inventions, it is NASA policy to grant licenses to commercial concerns. Although NASA encourage nonexclusive licensing to promote competition and achieve the widest possible utilization, NASA will consider the granting of a limited exclusive license, pursuant to the NASA Patent Licensing Regulations, when such a license will provide the necessary incentive to the licensee to achieve early practical application of the invention.

Address inquires and all applications for license for this invention to Office of Patent Counsel (LE-LAW)

NASA/Lewis Research Center
Cleveland, Ohio 44136

Approved NASA forms for application for nonexclusive or exclusive license are available from the above address.

(NASA-Case-LEW-14945-1) REAL-TIME DATA COMPRESSION OF BROADCAST VIDEO SIGNALS Patent Application (NASA) 56 P N91-13598

Unclas 63/32 0320443

#### AWARDS ABSTRACT

# Real-Time Data Compression of Broadcast Video Signals

In the prior art an analog video signal would be digitized by sampling it at 4x3.579545 MHz to produce pixels. The invention is an improvement to prior art differential pulse code modulation (DPCM) systems which required 3 to 4 bits/pixel to achieve acceptable image quality. The scheme of the invention requires only 1.8 bits/pixel.

According to the invention shown in FIG. 2, there is provided in a DPCM system encoder 11 including a non-adaptive predictor 25, a nonuniform quantizer 30 and a multilevel Huffman coder 18. The predictor 25 is non-adaptive because the estimates it makes are based on statistics from numerous television images and do not change.

A predicted value (PV) is generated by a DPCM section 20. The PIX is combined with inverted PV and NAP signals in an adder 21 to produce a difference value signal DIF which is fed through a 13 level quantizer 22 and converted to  $QL_N$  and  $QL_{N-1}$  signals.

These signals are fed to a Huffman encoder 41 and then through a multiplexer (MUX) 109, a FIFO rate buffer 42, MUX 43 and a variable length, parallel-to-serial converter which generates serial data and clock pulses.

The decoder 14 of FIG. 3 operates in reverse from the coder 11.

The novelty of the invention appears to lie in the use of a combination of a non-adaptive predictor, a nonuniform quantizer and a multilevel Huffman coder in a DPCM circuit for coding-decoding video signals whereby the required number of bits/pixel is greatly reduced.

INVENTORS: Mary J. Shalkhauser Wayne A. Whyte, Jr.

Scott P. Barnes

EMPLOYER: Shalkhauser - NASA Lewis Res. Ctr.

Whyte - NASA Lewis Res. Ctr. Barnes - Hughes Aircraft

EVALUATOR: Edward F. Miller

SERIAL NO.: 540,976

FILING DATE: June 20, 1990

# Real-Time Data Compression of Broadcast Video Signals

#### Origin of the Invention

This invention was made by employees of the United States Government and may be manufactured or used by or for the Government without the payment of any royalties thereon or therefor.

#### 5 Technical Field

15

20

25

30

This invention relates to the transmission and reception of video signals and is directed more particularly to a method and apparatus for digitally coding and decoding video signals utilizing differential pulse code modulation.

#### 10 Background of the Invention

Transmission of television signals in a digital format has been viewed as promising for a number of years. Digital systems providing teleconference quality video have become commonplace in both government and industry. However, digital transmission of toll-grade or broadcast quality television signals has not yet achieved such acceptance.

This results, in part, from the broadcasters' reluctance to allow any kind of processing on the transmitted signals. To a greater extent, digital transmission of broadcast quality video has failed to gain acceptance because it has not been cost-effective. The lack of available wideband digital links, as well as the complexity of implementation of bandwidth efficient digital video CODEC (coder/decoder) has kept the cost of digital television transmission too high to compete with analog methods.

Advances in very large-scale integration, as well as recent work in the field of advanced digital modulation techniques, have combined to make digital video processing technically feasible and potentially cost competitive for broadcast quality television transmission. The coupling of a transparent, bandwidth efficient, data compression technique with a bandwidth efficient modulation technique offer the potential for a transmission of two or more high-quality television signals in the same bandwidth occupied by a signal frequency-modulated television signal.

In the past, differential pulse code modulation (DPCM) has been one of the most popular predictive image coding methods of video signals due to its simplicity of implementation and overall subjective performance characteristics. One of the most serious problems with DPCM schemes has been that three to four bits/pixel were required to achieve acceptable image quality, with four bits/pixel generally preferred to maintain a broadcast quality picture representation.

Patents which appear to be relevant to the invention described herein are as follows:

- U.S. Patent No. 4,125,861 to Mounts et al describes a method and apparatus for decreasing the entropy of an encoded signal by 25% over conventional techniques which employ DPCM. Mounts et al utilize a DPCM predictor, a non-uniform adaptive quantizer, and a variable length encoder for data compression of video images. The adaptive quantizer, depending on picture content, adaptively forces the quantizer output to a particular value different from the normal output. This forced change places more quantized picture elements into particular quantization levels, thus taking greater advantage of the compression gained by the variable length encoder. The forced change of quantizer output level is acceptable only when it is not harmful to the picture fidelity.
- U.S. Patent No. 4,396,906 to Weaver describes a method and apparatus for implementation of a Huffman encoder/decoder which utilizes a particular code word structure to simplify the encode/decode process. The code word structure is a "truncated Huffman code set" which allows the encoding and decoding circuitry to be greatly simplified over the circuitry required for conventional Huffman code sets. One drawback of using the "truncated Huffman code set" is that the set is not optimal and will not provide as much compression as an optimal Huffman code set.
- U.S. Patent No. 4,363,036 to Subramaniam describes a method for compressing digital data, which method is useful in facsimile transmission. The technique is not applicable to encoding of NTSC television images due to the specific nature of the scanned facsimile data. A document for facsimile transmission is scanned to generate a digital image for encoding and subsequent transmission. Each pixel is either white or black and is represented by a "one" or a "zero", respectively. A non-adaptive predictive technique is used to predict the pixel values and source states for each pixel. The prediction Table and Source State Tables are pregenerated based upon the Markov model of several source images.

U.S. Patent No. 4,667,251 to Hasegawa describes a method and apparatus useful for the encoding and transmission of half-tone images. A dithering process is used to convert an analog half-tone image into a binary code. Typically, the binarized picture signal contains a large number of white-to-black transitions which, therefore, does lend itself to efficient encoding for transmission. According to this invention, the analog half-tone signal is binarized by a dithering process and then is passed through a correlation processing stage prior to encoding for transmission.

U.S. Patent No. 4,494,108 to Langdon et al discloses a method for adaptively modeled symbol source statistics to achieve efficient compression coding. An encoder adaptively computes and maintains statistics on the input data and uses the statistics to encode the data into a variable length string via a linearized tree structure. The decompression circuitry detects the ends of the variable length codes and decodes them. The data is then reconstructed using an adaptive statistics unit and a model structure unit.

### Disclosure of the Invention

10

15

20

25

30

35

In accordance with the invention, there is provided a method and apparatus based on DPCM coding and decoding broadcast quality video signals in real time. The invention provides for nonuniform quantization and multilevel Huffman coding to reduce the data rate substantially below that achievable with normal DPCM.

It is an object of the invention to provide for real-time coding/decoding of broadcast quality video signals at a low bits/pixel ratio.

It is another object of the invention to utilize in the DPCM an intrafield approach with a two-dimensional prediction based on averaging neighboring pixel values having the same color subcarrier phase relationship as the current pixel.

A further object of the invention is to utilize the fact that neighboring pixels fall into the same or close to the same quantization level by utilizing a non-adaptive predictor (NAP) to improve edge encoding performance and also by utilizing multilevel Huffman code sets to provide significant reductions in bits per pixel.

Still another object of the invention is to provide a coding/decoding video transmitting/receiving system wherein DPCM prediction is subtracted from current pixel value, which value less the NAP value causes the resulting difference value (DIF) to be close to zero.

It is another object of the invention to utilize a non-uniform quantizer on the difference value (DIF) so that more levels are provided for small magnitude differences which would result from subtle changes in picture content.

Still another object of the invention is to utilize line and field unique words inserted at the beginning of each line and field, respectively, for maintaining system synchronization in the event that channel errors occur to minimize the impact on the quality of the reconstructed image.

Yet another object of the invention is to provide a method and apparatus wherein the first four pixels of every line are transmitted uncompressed as a means of providing a reference to the coding/decoding video transmitting/receiving system on a periodic basis.

#### Description of the Drawings

5

10

40

- FIG. 1 is a block diagram showing an overall system for realtime data compression of broadcast video signals.
  - FIG. 2 is a block diagram of the encoder portion of the system of FIG. 1.
  - FIG. 3 is a block diagram of the decoder section of the system shown in FIG. 1.
- FIG. 4 is a block diagram of a differential pulse code modulation circuit utilized in both the decoder and encoder sections of the system.
  - FIG. 5 is a block diagram of a non-adaptive predictor/adder/quantization circuit utilized in the encoder.
- FIG. 6 is a block diagram of the quantization value ROM/adder circuit of the encoder.
  - FIG. 7 is a block diagram of a Huffman encoder/shift register incorporated into the encoder.
  - FIG. 8 is a chart showing the quantization and nonadaptive prediction values utilized in the system embodying the invention.
- FIG. 9 is a block diagram of a unique word detect circuit employed in the decoder.
  - FIG. 10 is a nonadaptive predictor/adder which is part of the decoder section of the system embodying the invention.
- FIG. 11 is a block diagram of a Huffman decoder utilized in the decoder section of the real-time data compression system.
  - FIG. 12 is a chart showing an example Huffman code for quantization levels 1 through 13 and an associated Huffman tree.
  - FIG. 13 is a chart showing the Huffman decoder programmable read only memory (prom) contents for the Huffman code of FIG. 12.
    - FIG. 14 is a chart displaying a multilevel Huffman code set matrix.

20

25

30

35

Tables I, II, and III show the Huffman encoder/decoder PROM contents.

Definitions

PIX - pixel CODEC -- encoder/decoder PROM - programmable read -- analog to digital converter A/D 5 only memory CS -- chip select PV - predicted value D/A -- digital to analog converter RAM - random access memory DIF -- difference value ROM -- read only memory DIP -- dual in line package RP - reconstructed pixel 10 OL, - quantization level DPCM - differential pulse code modulation  $QL_{N-1}$  - quantization level FIFO - first in, first out delayed by one MUX -- multiplexer pixel time OV - quantization value 15

NAP -- non-adaptive predictor value NTSC -- National Television Systems Committee Description of a Preferred Embodiment

Referring now to FIG. 1, there is shown a real-time data compression system for broadcast video signals and comprising an analog to digital converter 10, an encoder 11, and RF transmitter 12, a receiver 13, a decoder 14, and a digital to analog converter 15. An analog video signal source 16 supplies an analog video signal to A/D 10 which provides a digital output to encoder 11. The encoded video signal is, in turn, supplied to RF transmitter 12 for transmission in the form of radio frequency electromagnetic waves.

The transmitted signal is detected by receiver 13 and fed to decoder 14. Decoder 14 supplies the decoded signal to D/A 15 for conversion to an analog video signal. The analog video signal is then utilized in a standard manner as, for example, as a video signal or as a stored video image. The origin of the signal utilized in the DPCM system embodying the invention is obtained from a common, well-known analog video source or generator such as 16.

Referring now to FIG. 2, there is shown in block diagram form the encoder 11 comprising a NAP/adder/quantization circuit 17, a Huffman encoder/shift register 18, a quantization value ROM/adder 19, and a DPCM

10

15

20

25

35

plexer 37. The multi-

predictor circuit 20. The NAP/adder/quantization circuit 17 is made up of an adder 21, a 13 level quantizer ROM 22, a multiplexer 23, a 1 pixel delay 24, a non-adaptive predictor ROM 25, and invert circuit 26, and an invert circuit 27. An 8-bit digitized video signal, PIX, from the A/D 10 of FIG. 1 is directed to adder 21 where it is algebraically combined using two's complement addition with an 8-bit NAP value from invert circuit 26 and an 8-bit predicted value (PV) from invert circuit 27.

The output of adder 21 is an 8-bit difference value (DIF) which is fed to quantizer ROM lookup table 22. The output of quantizer ROM 22 and an initial value are both provided to multiplexer 23. The initial value of 14 (E in hexadecimal) is selected to be the multiplexer 23 output  $QL_N$  during the first 4 pixels of each video line. For the remainder of the line, the quantizer ROM 22 output is selected to be the multiplexer 23 output  $QL_N$ . The 4-bit  $QL_N$  value is supplied via a lead 28 to the one pixel delay 24 as well as to circuits 18 and 19, as will be explained presently. The output of the one pixel delay 24 is  $QL_{N-1}$  which is operated on by the NAP PROM lookup table 25 which produces an 8-bit NAP value for the invert circuit 26 and also for the quantization value ROM/adder 19.

The QV ROM/adder circuit 19 of encoder 11 comprises an adder 29 and a QV ROM lookup table 30. The adder 29 algebraically adds an NAP value received from NAP ROM 25 via a lead 31, a QV value received from ROM 30, and a PV signal received from DPCM predictor 20 to yield an RP value. The input to the ROM 30,  $QL_N$  received from multiplexer 23 is used to address the lookup table.

The output of the adder 29 is an 8-bit RP reconstructed pixel value which is directed to a multiplexer 32 in the DPCM predictor 20. Multiplexer 32 also receives the digitized video input signal, PIX, of encoder 11 via a lead 33. During the first four pixels of each video line, the digitized video input PIX is selected to be the multiplexer 32 output. During the remainder of the video line, the RP value from adder 29 output is selected to be the multiplexer 32 output. The output value of multiplexer 32 is directed through both a 4-pixel delay 34 and a 2-line delay 35 to an adder 36 where they are added algebraically. The output of adder 36 is connected directly to one input of a multiplexer 37 and also through a divide-by-2 circuit 38 to a second input of multi-

5

10

15

20

25

30

35

plexer 37 output is selected to be the output of adder 36 for the first two lines of each video field when the two line delay 35 output is zero. The multiplexer 37 output is selected to be the output of the divide-by-two circuit 38 for the remainder of the lines of the video field.

The circuits described thus far, that is 17, 19 and 20, produce a  $QL_N$  signal which is delivered to the Huffman encoder/shift register 18 via a lead 39 and a  $QL_{N-1}$  value directed to circuit 18 by a lead 40.

Included in circuit 18 are a Huffman encoder 41, a FIFO rate buffer 42, a multiplexer 43, a variable length parallel-to-serial converter 44 and a unique word circuit insertion 45. Huffman encoder 41 is provided with input values  $QL_N$  and  $QL_{N-1}$  by a leads 39 and 40, respectively. Huffman encoder 41 is a PROM lookup table addressed by inputs  $QL_{\scriptscriptstyle N}$  and  $QL_{\scriptscriptstyle N-1}$ . The data outputs of the Huffman encoder consist of 12-bits for the Huffman code and 4-bits for the length of the Huffman code. The output of the Huffman encoder is fed to a multiplexer 109. A second input to multiplexer 109 is the digitized video input PIX. The multiplexer 109 output is selected to be PIX during the first 4 pixels of every line and the Huffman encoder 41 output for the remainder of the line. The multiplexer 109 output is directed through a FIFO rate buffer 42 to a multiplexer 43 which also receives input from a unique word circuit 45. The output of multiplexer 43 is fed to the converter 44. Converter 44 provides serial data output as at 46 and clock output as at 47. These signals are used to modulate a radio frequency signal which is then transmitted through the air.

The decoder part of the data compression system embodying the invention as shown in FIG. 3 includes a unique word detect circuit 48, a Huffman decoder 49, a NAP/adder 50 and a DPCM predictor 51. The serial data and clock signal outputted from the encoder 11 of FIG. 2, as at 46 and 47, after RF transmission and reception, are provided as input signals to the unique word detect circuit 48, as at 52 and 53. The serial data is directed to the Huffman decoder 49 from the unique word detect circuit 48 along with an enable signal. The unique word detect circuit 48 also provides a PIX signal during the first four pixels following each unique word in a video line to a multiplexer 54 by means of a lead 55 and supplies a FIFO control signal to a FIFO rate buffer 56 via a lead 57. The FIFO control signal is used to disable writes to the FIFO to regain line and

10

15

20

25

30

35

field synchronization when channel errors result in improper decoding of Huffman codes. The Huffman decoder 49 provides a QV (quantization value) signal to a second input of the multiplexer 54 and a  $QL_{N-1}$  signal to the FIFO rate buffer 56 by means of a lead 58. A third input to the FIFO rate buffer 56 is a PIX/QV signal which is the output of multiplexer 54. PIX is selected as the multiplexer 54 output during the first four pixels of every line and QV is selected as the multiplexer 54 output during the remainder of the line.

The FIFO rate buffer 56 has two outputs, an 8-bit PIX/QV signal which is directed to an adder 59 of the non-adaptive predictor/adder 50 and also to the DPCM predictor 51 via a lead 60 and a 4-bit  $QL_{N-1}$  signal which is directed to a non-adaptive predictor ROM 61 in circuit 50. The output of the non-adaptive predictor ROM lookup table is an NAP value which is supplied to the adder 59 where it is algebraically combined with the QV signal from the FIFO rate buffer and a PV signal from the DPCM predictor 51 to yield an 8-bit reconstructed pixel (RP) value to an input of the DPCM predictor 51 by a lead 62.

The DPCM predictor 51 utilized in the decoder 14 is identical to the DPCM predictor 20 which is part of the encoder 11 and numerals from the predictor 20 will be utilized to identify identical components in the predictor 51. As in the case of the predictor 20, the multiplexer 32 has an RP input and a PIX input. The output of predictor 51 is a PV signal directed to the adder 59 through lead 63. The output of the multiplexer 32 constitutes the reconstructed digitized video output signal which is provided as at 64 to be utilized in video storage or display systems or the like.

FIG. 4 is a more detailed block diagram of the DPCM predictor 20 shown in FIG. 2 and like parts are identified by like numerals. As shown in FIG. 4, the four pixel delay circuit 34 comprises sequential 8-bit registers 65, 66, 67 and 68. In the two-line delay 35 the output signal of multiplexer 32 is directed through a tri-state latch 69 to a RAM 70, the output of which is fed to a latch 71. Address counters 72 addresses the RAM 70. The output of latch 71 is provided as an input to adder 36 along with the output of the 4-pixel delay.

FIG. 5 is a somewhat more detailed block diagram of the NAP/adder/quantization circuit 17 shown in FIG. 2 and like parts are identified by

5

10

15

20

25

30

35

like numerals. FIG. 5 shows that the adder 21 of circuit 17 in FIG. 2 is comprised of 8-bit full adders 73 and 74.

FIG. 6 shows the quantization value ROM/adder 19 of FIG. 2 when the adder 29 includes 8-bit full adders 75 and 76.

FIG. 7 is a more detailed block diagram of the Huffman encoder/
shift register 18 of FIG. 2 and like parts are identified by like numerals.
As will be seen from FIG. 7, multiplexer 43 of circuit 18 includes multiplexers 77 and 78 while the unique word circuit 45 includes DIP switches 79
and 80 which provide inputs to the multiplexers 77 and 78, respectively.
Multiplexer 78 provides a word length signal to a counter 81 and a data
word signal to a shift register 82, the latter being controlled by counter
81 via a lead 83.

Referring now to FIG. 8, there is shown a chart specifying the quantization levels, quantization values, and non-adaptive prediction values for corresponding difference value ranges. The NAP values were generated from statistics of numerous television images covering a wide range of picture content. These NAP values represent the average difference values calculated within the boundaries of the difference values for each quantization level over the range of example images used. As an example, using the values in FIG. 8, if the DIF for the previous pixel was 40, corresponding to quantization level 11, the value of NAP to be subtracted from the current pixel difference would be 38. To reconstruct the pixel, the decoder uses a look-up table to add back the appropriate NAP value based upon knowledge of the quantization level from the previously decoded pixel. The use of the NAP results in faster convergence at transition points in the image, thereby improving edge detection performance.

FIG. 9 is a detailed block diagram showing the circuits of the unique word detect circuit 48 of FIG. 3 and numerals 52 and 53 from that circuit are used to identify the serial input data and clock signal, respectively. Also, numerals 55 and 57 from FIG. 3 identify the PIX and FIFO control lines, respectively. The serial input data at 52 and the clock signal at 53 are provided to shift registers 84, 85 and 86. Shift register 84 has two outputs, one being the PIX signal as on line 55, the other being the serial data signal, as on line 87.

10

15

20

25

30

35

Shift register 85 and unique word DIP switches 88 containing the correct unique word values provide input to exclusive-OR circuits 89, the output of which is directed to adders 90 where the number of incorrect bits between the input data and the unique word is summed. The adder 90 output is directed to AND-OR logic circuit 91 where the adder 90 output is compared to the error threshold. If the adder 90 output is less than the error threshold then a high true pulse appears at the output of 91.

Similarly, shift register 86 and unique word DIP switches 92 provide input to exclusive-OR circuits 93. The output of 93 is directed to an OR logic circuit 94 through adders 95. The outputs of logic circuits 91 and 94 are directed to AND gates 95 and 96, respectively. The outputs of AND gates 95 and 96 are directed through leads 97 and 98, respectively, to a timing and control circuit 99. The timing and control circuit 99 has three outputs, one of which (unique word windows) is supplied to second inputs of gates 95 and 96 through a lead 100. The field and line unique word window signals are fed back to AND gates 95 and 96, respectively. The unique word window signals are set high by the timing and control circuit 99 before the end of the line or field and are set low after the unique words are detected. The other two outputs are the FIFO control and the Huffman decoder enable.

FIG. 10 is a slightly more detailed block diagram of the non-adaptive predictor/adder 50 of FIG. 3, and components corresponding to those in FIG. 3 are identified by like numerals. FIG. 10 shows 8-bit adders 101 and 102 which comprise the adder 59 in the non-adaptive predictor/adder circuit 50 of FIG. 3.

FIG. 11 is a detailed block diagram of the Huffman decoder circuit 49 shown in FIG. 3. In the Huffman decoder 49 a Huffman decoder enable signal and a serial data signal 87 are applied to an AND gate 103, the output of which is directed via a lead 104 to the select input of a multiplexer 105. The multiplexer 105 receives two other inputs from a latch 106 which receives a first input from output D6-D10 of a PROM 107 and also from output D6-D10 of a PROM 108. A second input to latch 106 is provided by outputs D11-15 of the PROMS 107 and 108. Outputs D2-D5 of the PROMS 107 and 108 are connected together and provide a  $QL_N$  signal to the input of a one pixel delay 109 and into a first input of a multiplexer 110.

One output of multiplexer 110 is supplied to inputs A5-A7 of PROMS 107 and 108, while the second output is supplied to the CS (chip select) input of each PROM. However, the signal supplied to input CS of PROM 107 passes through an inverter 111. The D1 output of PROMS 107 and 108, the End-of-Code FLAG, are sent through a lead 112 to the select input of a multiplexer 113. Multiplexer 113 also receives an input from the output of multiplexer 105 through a lead 114, this input being the next address. A third input to multiplexer 113 is a zero value.

The two outputs of latch 106 supplied to multiplexer 105 are combined to provide an 8-bit value on a lead 115. This value is the QV value supplied to multiplexer 54 of FIG. 3.

An example Huffman code set and its associated Huffman code tree is shown in FIG. 12 and corresponds to the code set for quantization level 9 of the multilevel Huffman code sets. A tree search enables the Huffman code to be detected from a serial input of the code. As an example of a tree search, consider an input serial bit stream 000001, where the most significant bit (0) is the first bit received. Starting at the top node of the tree shown in FIG. 12, the first serial input bit (0) selects the right branch to the next node. At this node, the next input bit (0) also selects the right branch to the next node. This branching through the tree continues with each input bit until a node is reached that has no branches below. This indicates the end of the Huffman code.

The contents of the PROMs 107 and 108 of FIG. 11 are shown in FIG. 13 for the Huffman code in FIG. 12. The tree search using the Huffman decoder apparatus shown in FIG. 11 works in the same manner as the example described above. The previous quantization level ( $QL_{N-1}$ ) selects the correct Huffman code tree section of the PROM by addressing the three most significant address bits (A5-A7) and the chip selects (CS) line. This area of PROM remains selected until the Huffman code is detected. The remaining five address bits (A0-A4) are zeroed, indicating the top node of the tree. This first memory location that is addressed contains addresses of the next two possible nodes in the tree. Data bits D15 to D11 indicate the next address if a 0 bit is received and data bits D10 to D6 indicate the next address if a 1 bit is received. The serial input bit controls the select line to a multiplexer at the output of the PROM, and thereby causes a branch to the next node of the tree by selecting the next value of the 5

10

15

20

25

30

35

least significant address bits to the PROM. The new memory location contains the addresses of the next two possible tree nodes. The tree search continues until data bit D1 in the PROM (End-of-Code Flag) is a binary one which indicates the end of the Huffman code. At this point the memory also outputs a new quantization level and the associated quantization value. The five least significant address bits are then zeroed pointing to the top of the next Huffman code tree. FIG. 13 illustrates a numerical example of how the Huffman decoder apparatus performs a tree search.

The Huffman decoder enable signal disables the operation of the Huffman decoder during unique words and during the first four pixels of each line when the pixels are transmitted uncompressed.

A chart showing the lengths of each of the Huffman codes used in the multilevel Huffman encoder is shown in FIG. 14. The variable length nature of the Huffman codes allows more efficient transmission of the compressed image data by assignments of the shortest code words to the quantization levels that have the highest probability of occurrence. There is a tendency for neighboring pixels to fall into the same or close to the same quantization level. By taking advantage of this fact, the use of the Huffman code matrix (multilevel Huffman codes) in combination with the NAP significantly further reduces the amount of data needed to represent each pixel because nearly all pixels can be represented by very short code words.

Each of the 13 quantization levels is assigned a Huffman code set shown on the rows of the matrix in FIG. 14. The fourteenth row is used for startup purposes. The Huffman code sets were determined by compiling statistical data from numerous images with widely varying picture content during computer simulation of the invention. Probability of occurrence data was compiled for each of the 13 quantization levels as a function of the quantization level of the previous pixel. The Huffman code sets were then generated using this data.

In accordance with the invention, the composite analog video signal is sampled at four times the NTSC color subcarrier frequency rate (4x3.579545MHz). The DPCM predictor circuit 20 of FIG. 2 utilizes an intrafield approach with a 2-dimensional prediction based on averaging neighboring pixel values having the same color subcarrier phase relationship as the current pixel. The pixels used are

10

15

20

25

30

35

the fourth previous pixel from the same line and the same pixel from two lines previous in the same field. These neighboring pixels have the same color subcarrier phasing as the current pixel and will therefore have a statistical likelihood of being highly correlated. The two pixel values are averaged to produce the prediction of the current pixel value (PV). In FIG. 2, at the adder 21, the NAP value and the PV are subtracted from the current pixel value. This differs from the DPCM of the prior art where the predicted value would simply be subtracted from the current pixel value to obtain a difference value to be quantized. The NAP 25 estimates the difference value obtained when the prediction from DPCM predictor circuit 20 is subtracted from the current pixel value (PIX-PV). The subtraction of the NAP value from PIX-PV causes the resulting difference (DIF) value to be close to zero. The smaller the DIF, the more efficiently the quantized pixel information can be transmitted due to the use of Huffman coding prior to transmission over the radio frequency channel. The Huffman coding assigns variable length code words based upon probability of occurrence. This was discussed with regard to FIGS. 8,12,13, and 14. The NAP 25 is non-adaptive in that its estimates are prestored and do not change with differing picture content. These pre-stored values were generated from statistics of numerous television images covering a wide range of picture content. The NAP values represent the average difference values calculated within the boundaries of the difference values for each quantization level over the range of example images used.

An important aspect of the data compression system embodying the invention is the multilevel Huffman coding process. Huffman coding of the quantized data allows shorter code words to be assigned to quantized pixels having the highest probability of occurrence. A separate set of Huffman codes has been generated for each of the 13 quantization levels. The matrix of code sets is used to reduce the number of data bits required to transmit a given pixel. The particular Huffman code set used for a given quantized pixel is determined by the quantization level of the previous pixel. For example, if the DIF value for the previous pixel resulted in quantization level 4 being selected for that pixel, then the Huffman code set selected for the current pixel would be code set 4, corresponding to the probability of occurrence of pixels falling into the fourth quantization level.

15

20

25

30

35

Referring to FIG. 4, the DPCM predictor which is used in both the encoder 11 and decoder 14 averages previous neighboring pixel values to predict the current pixel value. The previous pixels of the same color subcarrier phase as the current pixel are obtained by using a 4-pixel delay 34 and a 2-line delay 35. The 4-pixel delay is implemented using four 8-bit registers 65 through 68 in a shift register configuration.

The 2-line delay 35 is implemented using a RAM 70 which is addressed by a counter 72 that recycles every two lines. For the first two lines of each field, the RAM is loaded with the reconstructed values of the original pixels while the output register of the 2-line delay 35 is zeroed. For every line thereafter, the pixel value of two lines previous is read out of the RAM 70, and then the new reconstructed pixel (RP) value is written into the same memory location. Then the address counter 72 is incremented to the next memory location for the next pixel prediction.

As discussed previously, the PV output of the DPCM predictor circuit 20 is inverted and directed to adder 21 where it is combined with an inverted NAP signal and the PIX signal to yield a DIF value. Such inversion and addition processes combined with the carry-ins of adders 73 and 74 perform two's complement addition. The various DIF values are grouped into quantization levels created from a look-up table implemented in a PROM 22 of FIG. 5 using the DIF value as the address. The quantization levels are delayed by one pixel time in pixel delay 24 and used to address a PROM 25 look-up table to create an NAP output. The NAP 25 estimates the current DPCM difference value (PIX-PV) from the difference value of the immediate previous pixel.

The quantization value QV which is an estimation of the DIF, is created from a PROM look-up table in the quantization value ROM 30 of FIG. 2.

Referring again to FIG. 7, the current  $QL_N$  and the immediately previous quantization level  $QL_{N-1}$  address a PROM look-up table in the Huffman encoder 41. The PROM contains, at each location, a 1 to 12-bit Huffman code and a 4-bit code which specifies the length of the Huffman code.

The outputs of the multilevel Huffman encoder 41 are multiplexed with the first four pixels of every line so that the DPCM predictor circuit 20 of FIG. 2 has a valid starting point. The output of the multiplexer is fed into a bank of FIFO memories 42 in FIG. 2. Forty FIFO integrated circuits

10

15

20

25

30

35

are configured with expanded width and depth to achieve a bank of FIFO memory 18 bits wide and 72 K deep. The FIFOs are necessary to compensate for the variable lengths of the Huffman codes and the differences between the FIFO input frequency and the FIFO output frequency. On the input side of the FIFOs, the data is written periodically at the pixel rate of 14.32 MHz. On the output side of the FIFOs, data is read out at a variable rate depending on the length of the Huffman codes and the frequency of the serial data.

Sixteen of the FIFOs bits are data (either actual pixel values for the first four pixels of each line or Huffman codes) and length of data. The other two bits are used to pass line and field flags indicating the start of each line and each field. The line and field flags are used for insertion of unique words into the data.

The unique word circuits 45 of FIG. 2, shown in greater detail in FIG. 7, are necessary to maintain proper field and line timing in the decoder 14. Because the Huffman codes vary in length, channel bit errors can result in improper detection of the codes by the decoder 14. Unique words allow the line and field timing to appropriately retime in the event of bit errors to minimize the impact on the quality of the reconstructed video images. Different unique word values are used for lines and fields so they can be detected separately by the appropriate DIP switches 79 and 80 shown in FIG. 7. In both cases, unique words were chosen to avoid duplication by valid Huffman codes. Sixteen-bit unique words are currently used. However, the unique word content and length can be changed if desired.

The line and field flags at the FIFO outputs are monitored to allow insertion of the unique words at the proper position within the data. When a line or field flag is detected, FIFO reads are stopped to allow time for the unique words to be multiplexed with the data in accordance with the circuitry shown in FIG. 7. Like the Huffman codes, the unique words must contain a 4-bit code indicating the length of the unique words. The unique words are divided into two 8-bit sections, each accompanied by a length code. After insertion of the unique word, the FIFO reads are reactivated. Subsequently, the data must be converted from the parallel format to a serial format for transmission over an RF channel. Because lengths of the Huffman codes vary, the variable length parallel-to-serial converter 44 of FIG. 2 is utilized. The converter 44 is shown in shown in FIG. 7 as a

5

10

15

20

25

30

35

counter 81 and a shift register 82, shift register 82 being a 12-bit parallel load shift register. The Huffman codes are loaded into the shift register 82 and the 4-bit length of the Huffman code is loaded into the counter. The counter 81 counts down as the shift register 82 shifts out the data into a serial bit stream. When the counter reaches 0 the shifts stop and a new code is read from the FIFO memory. Next, the shift register 82 and the counter 81 are loaded with new values and the shifting process repeats.

The decoder circuit 14, as explained previously, receives the serial data that the encoder transmitted by means of an RF transmitter, and reconstructs a representation of the original 8-bit pixels, and using a digital-to-analog D/A converter 15, generates an analog video signal.

The inputs to the decoder circuit 14 consists of the serial data input signal through lead 52 and clock through lead 53, both of which connect to unique word detect circuit 48. The unique word detect circuit 48 allows detection of unique words with bit errors by selection of an error threshold of up to 3 bit errors. A more detailed block diagram of the unique word detect circuit 48 is contained in FIG. 9. The serial data is shifted into three 16-bit shift registers 84, 85, 86. The 16-bit parallel outputs of shift registers 85 and 86 are compared using exclusive-ORs 89 and 93, respectively, to the correct unique word value set in DIP switches 88 and 92. The bit-by-bit differences between the shift register outputs and the unique word DIP switches outputs are indicated at the 16-bit exclusive-OR outputs as high logic levels at the bit positions where the differences occurred. The outputs of the exclusive-ORs 89 and 93 are summed using adders 90 and 95, respectively, indicating the total number of unmatched bits. AND-OR logic circuits 91 and 94 at the output of the adders 90 and 95 allows selection of the error threshold and creates a pulse if a unique word with fewer differences than the error threshold is detected. The unique word detect pulse is AND-ed using AND gates 95 and 96 with a unique word windows signal which disallows unique word detects until close to the expected location of valid unique words. The windowing technique lowers the probability of false unique word detects.

The 16-bit shift register 84 contained in unique word detect circuit 48 provides the Huffman decoder 49 (FIG. 11) with serial data. When unique

10

15

20

25

30

35

words are detected, the Huffman decoder is disabled with the Huffman decoder enable signal output from timing and control circuit 99 while the 16-bit unique word and following four pixel values, which are transmitted uncompressed, are purged from the shift register 84 to avoid Huffman decoding of unique words and uncompressed pixel (PIX) values. The shift register 84 also provides a parallel 16-bit PIX value lead 55 to multiplexer 54 to bypass the Huffman decoder circuit 49 during the first four pixels of each video line when the PIX values are transmitted uncompressed.

The Huffman decoder (FIG. 11) is implemented as a tree search in programmable read only memory. The address to the Huffman decoder PROMs 107 and 108 are initially set to zero via multilplexer output 113 starting the decoding process at the top node of the Huffman code tree. The contents of each memory location consists of the next two possible addresses to the memory denoting the next two tree branches. As each serial bit is received, it is used by multiplexer 105 to select the next memory address. A serial "one" selects one address (branch) and a serial "zero" selects the other address (branch). The new address (new tree node) also contains the next two possible tree branches based upon the next received serial bit on lead 104. The tree search continues in this manner until the least significant output bit, D1, of the memory (End-of-Code signal on lead 112) is high, indicating the end of a valid Huffman code. At this point, the other memory output bits, D2-D15, contain the correct quantization value (QV) and quantization level (QL) for the received Huffman code. The PROM address is then reset to zero (the top node of the tree) and the decoding process continues.

As the Huffman codes are detected, the resultant quantization levels and values are written into FIFO 56. This FIFO, as in the encoder, performs a rate buffering function absorbing the differences in the variable length Huffman codes and the pixel rate at the output of the decoder circuit. In conjunction with the unique word detect signals and the timing and control circuit 99 in FIG. 9 the FIFO 56 writes and reads are controlled to compensate for synchronization problems created by improper Huffman decoding due to bit errors.

The FIFO outputs, quantization level  $QL_{N-1}$  and quantization value QV, are

10

15

20

used by the non-adaptive predictor/adder circuit 50 and the DPCM predictor 51 to reconstruct the video image data. The  $QL_{N-1}$  is used by an NAP PROM lookup table 61 to create the NAP value. The QV value is added to the non-adaptive prediction value (NAP) and the DPCM prediction value (PV) using adders 101 and 102 in FIG. 10 to create the reconstructed pixel values (RP). The decoder DPCM circuit 51 implementation is identical to the encoder DPCM circuit 20. The RP values are input to a D/A converter 15 which converts the reconstruct pixel values to an analog video signal.

Table I contains the 14 Huffman code sets used in the invention. Each set contains 13 Huffman codes one for each quantization level.

Table II lists the values contained in the Huffman encoder PROM (Programmable Read Only Memory). The PROM, consisting of two parallel 256 x 8 PROM integrated circuits, is addressed by the current quantization level ( $QL_{N-1}$  which selects the Huffman code within a code set) and the immediately previous quantization level ( $QL_{N-1}$ , which selects the Huffman code set number). At each address the PROM data contents consists of 12 bits for the Huffman codeword value (in hexadecimal) and 4 bits indicating the length of the Huffman codeword which can vary from 1 bit to 11 bits (see Table I).

Table III lists the values contained in the Huffman decoder PROMs (PROM A and PROM B). A description of the Huffman decoder and the values contained in PROM A and PROM B was provided previously.

## HUFFMAN CODES

1	CODE SET NUMBER	QUANTIZATION <u>LEVEL</u>	HUFFMAN <u>CODE</u>
3 0011 4 0100 5 0101 6 0110 7 0111 8 1000 9 1001 10 1010 11 1011 12 1100 13 1101  - 2 1 0000011 3 0101 4 1 5 011 6 0000010 7 0100 8 0001 9 0000010 10 0000001 11 0000001 12 0000001 13 0000000 14 11 0000001 15 00000001 16 0000001 17 00000001 18 11 00000001 19 00000000 3 11 0000000000000000000000000	1		
4 0100 5 0101 6 0110 7 0111 8 1000 9 10001 10 1010 11 1011 12 1100 13 1101 1 2 2 00000110 3 0101 4 1 5 011 6 00000101 7 0100 8 0001 9 00000101 11 00000001 12 00000001 13 11 14 10 55 01 7 0100 8 0001 10 0000001 11 00000000 12 00000000 13 11 00000000 14 10 00000000 15 5 01 16 000000000000000000000000000000000			
5 0101 6 0110 7 0111 8 1000 9 1001 10 1010 11 1011 12 1100 13 1101  - 2 1 00000111 3 0101 4 1 5 011 6 00000101 7 0100 8 0001 9 00000100 10 0000011 11 0000001 12 0000001 13 0000000 14 10 0000011 15 00000000 16 000000000000000000000000000			
Company   Comp			
7 0111 8 1000 9 1001 10 1010 11 1011 12 1100 13 1101  - 2 1 00000111 2 00000111 4 1 5 011 6 0000010 7 0100 8 0001 9 0000010 10 0000011 11 00000011 11 00000010 12 00000010 13 00000000 14 10 0000011 15 000000000 16 00000000000000000000000000		5	
8 1000 9 1001 10 1010 11 1011 12 1100 13 1101 - 2 1 00000111 2 00000110 3 0101 4 1 5 011 6 00000101 7 0100 8 0001 9 0000100 10 0000011 11 00000010 12 0000001 13 0000001 14 10 5 01 10 0000011 11 00000010 12 0000001 13 11 0000011 14 10 5 01 6 0011 7 0010 8 00011 10 000011 11 0000010 11 0000011 12 0000011 11 0000010 10 0000011 11 00000011 11 00000010		7	
9 1001 10 1010 11 1011 11 1001 12 1100 13 1101  - 2 1 0000011 2 00000110 3 0101 4 1 5 011 6 00000101 7 0100 8 0001 9 0000100 10 0000011 11 0000001 12 0000001 13 0000001 14 10 5 01 15 0000001 16 000001 17 0000001 18 0000001 19 000001 10 000001 10 000001 11 0000001 11 000001 11 000001 11 000001 11 0000001 11 0000001 11 0000001 11 0000001 11 0000001 11 0000001 11 0000001 11 0000001 11 00000010			
10			1001
11			1010
12 1100 1101  12 13 1100  1101  1 00000111  2 00000110  3 0101  4 1  5 011  6 00000101  7 0100  8 00001  9 00000101  10 0000011  11 00000010  12 0000001  13 0000001  14 10  5 01  15 0000011  16 0000011  17 0010  8 0001  9 0000011  10 0000011  10 0000011  11 00000011  11 00000011  11 00000011  11 00000011  11 00000011  11 000000011  11 000000011  11 000000011  11 000000011  11 000000011			1011
13 1101  1 00000111 2 00000110 3 0101 4 1 5 011 6 00000101 7 00100 8 0001 9 00000101 11 00000010 12 00000011 13 00000001 14 10 0000011 15 00000011 16 0000011 17 0010 18 000011 19 0000011 10 0000011 11 00000011 11 00000011 11 00000011 11 00000011 11 00000011 11 00000011 11 00000011			
2 2 00000110 3 0101 4 1 5 011 6 00000101 7 0100 8 0001 9 00000100 10 0000011 11 0000001 12 00000001 13 00000001 14 10 5 01 5 01 6 0011 7 0010 8 00001 9 00001 10 000001 11 10 000001 11 10 000001 11 10 000001 11 10 000001 11 10 000001 11 10 0000001 11 10 0000001 11 10 0000001			1101
2 2 00000110 3 0101 4 1 5 011 6 00000101 7 0100 8 0001 9 00000100 10 0000011 11 00000010 12 00000001 13 00000000 13 11 00000000 14 10 0000011 15 0000000000000000000000000	_	1	00000111
3 0101 4 1 5 011 6 00000101 7 0100 8 0001 9 00000100 10 0000001 11 00000010 12 00000001 13 00000001 1 0000011 2 00011 3 11 4 10 5 01 6 0011 7 0010 8 00010 9 00001 10 0000001 10 0000001 11 00000010	- 2	2	
3  1 00000101 00000101 00000101 10 00000101 11 000000		3	0101
5 011 00000101 7 0100 8 0001 9 00000101 11 0000001 12 00000001 13 00000001 14 0000011 15 000011 1 0000011 1 10 001 5 01 6 0011 7 0010 8 00010 9 00001 10 00000011 11 00000010			1
6 00000101 7 0100 8 0001 9 00000100 10 0000011 11 00000001 12 00000001 13 00000000  3 1 0000011 3 11 4 10 5 01 6 0011 7 0010 8 00010 9 00001 10 0000001 11 00000011 11 00000011 11 00000010			011
7 0100 8 0001 9 00000100 10 00000011 11 00000001 12 00000001 13 00000000 3 1 0000011 3 11 4 10 5 01 6 0011 7 0010 8 00010 9 00001 10 0000001 11 00000010 12 00000010		6	00000101
8 0001 9 00000100 10 00000011 11 00000010 12 00000001 13 00000000 1 00000111 3 11 4 10 5 01 6 0011 7 0010 8 00010 9 00001 10 00000011 11 000000010 12 000000010			0100
9 00000100 10 0000011 11 00000010 12 00000001 13 00000000  3 1 00000111 2 00011 3 11 4 10 5 01 6 0011 7 0010 8 00010 9 00001 10 0000001 11 00000010 11 00000010 11 000000010 11 000000010			
10 00000011 11 00000010 12 00000000 13 00000000  3 1 0000011 2 00011 3 11 4 10 5 01 6 0011 7 0010 8 00010 9 00001 10 0000001 11 00000010 11 00000010 11 00000010			
11 00000010 12 00000001 13 00000000  3 1 0000011 2 00011 3 11 4 10 5 01 6 0011 7 0010 8 00010 9 00001 10 0000001 11 00000010 11 00000010 12 00000001			
12 00000000 13 00000000 1 00000111 2 00011 3 11 4 10 5 01 6 0011 7 0010 8 00010 9 00001 10 0000001 11 00000010 12 00000000			
1 00000111 2 00011 3 11 4 10 5 01 6 0011 7 0010 8 00010 9 00001 10 00000011 11 00000001 12 00000001		12	
2 00011 3 11 4 10 5 01 6 0011 7 0010 8 00010 9 00001 10 00000011 11 00000001 12 00000001		13	0000000
2 00011 3 11 4 10 5 01 6 0011 7 0010 8 00010 9 00001 10 00000011 11 00000001 12 00000001		1	00000111
3 11 4 10 5 01 6 0011 7 0010 8 00010 9 00001 10 00000011 11 00000001	3		00011
4 10 5 01 6 0011 7 0010 8 00010 9 00001 10 00000011 11 00000010 12 00000001			11
5 01 6 0011 7 0010 8 00010 9 00001 10 00000011 11 00000010 12 00000001			
6 0011 7 0010 8 00010 9 00001 10 00000011 11 00000010 12 00000001			
8 00010 9 00001 10 00000011 11 00000010 12 00000001			
8 00010 9 00001 10 00000011 11 00000001 12 00000001			
9 00001 10 00000011 11 00000010 12 00000001			
10 00000011 11 00000010 12 00000001			
12 00000001		10	
12		11	
13 00000000		12	
		13	0000000

TABLE I

CODE SET NUMBER	QUANTIZATION <u>LEVEL</u>	HUFFMAN <u>CODE</u>
4	1 2 3 4 5 6 7 8 9 10 11 12	000000011 00000001 011 1 010 001 0001 00001 000001 000000
. 5	1 2 3 4 5 6 7 8 9 10 11 12 13	000000011 0000001 000001 001 11 10 01 0001 00001 000000
6	1 2 3 4 5 6 7 8 9 10 11 12 13	0000000011 0000000010 0000001 00001 0001 01

CODE SET NUMBER	QUANTIZATION <u>LEVEL</u>	HUFFMAN <u>CODE</u>
7	1 2 3 4 5 6 7 8 9 10 11 12	0000000011 00000000010 000000001 000001 00001 001 1 001 00001 000000
. 8	1 2 3 4 5 6 7 8 9 10 11 12	0000000001 0000000011 000000001 00000001 0001 1 01 0
9	1 2 3 4 5 6 7 8 9 10 11 12	0000000011 0000000010 000000001 000001 00001 11 1

CODE SET NUMBER	QUANTIZATION <u>LEVEL</u>	HUFFMAN <u>CODE</u>
10	1 2 3 4 5 6 7 8 9 10 11 12	0000000011 0000000010 000000001 000001 00001 0001 011 010 1 001 000000
. 11	1 2 3 4 5 6 7 8 9 10 11 12	00000101 00000100 00000001 0000011 000101 00011 11
12	1 2 3 4 5 6 7 8 9 10 11 12	00001001 00001000 00000000 0000101 1011 1010 1001 1000 0011 111 110 0010

CODE SET NUMBER	QUANTIZATION <u>LEVEL</u>	HUFFMAN <u>CODE</u>
13	1 2 3 4 5 6 7 8 9 10 11 12	0000 0001 0010 0011 0100 0101 0110 0111 1000 111 1001 1010
. 14	1 2 3 4 5 6 7 8 9 10 11 12	001011 001010 001001 001000 000111 000110 1 000101 000100 0011 000011 000010 000001

## HUFFMAN ENCODER MEMORY CONTENTS

ADD QLN	RESS QLN-1	DATA LENGTH	CODEWORD
1 1 1 1 1 1 1 1 1 1	1 2 3 4 5 6 7 8 9 A B C D E	4 8 8 A A B B B A A A 8 8	001 007 007 003 003 003 001 003 005 009 000
2 2 2 2 2 2 2 2 2 2 2 2 2	1 2 3 4 5 6 7 8 9 A B C D E	4 8 5 8 8 8 8 A A A 8 8 4 6	002 006 003 001 001 002 002 003 002 002 004 008 001
3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3	1 2 3 4 5 6 7 8 9 A B C D E	4 4 2 3 6 8 B A A A A 8 8	003 005 003 003 001 001 002 001 001 000 002 009

TABLE II

וחחע	RESS	DATA	
QLN	QLN-1	LENGTH	CODEWORD
4	1	4	004
4	2	1	001
4	1 2 3	2	002
4	4	1	001
4	5	3	001
4	6	5	001
4	7	7	001
4	8	8	001
4	9	7	001
4	A	7	001
4	В	7	003
4	С	7	005 003
4	D	4	003
4	E	6	008
5	1	4	005
5	2	3	003
5	2 3	2 3 2	001
5	4	3	002
5	5		003
5	6	4	001 001
5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5	7	5 5	001
5	8	5	001
5	9	5 6	001
5	A		005
5	В	6 4	00B
5	C -	4	004
5	$\underline{\underline{D}}$	6	007
5	E	0	
6	1	4	006
6	2	8	005
6	2 3 4	4	003
6	4	3	001
6	5 6	2	002
6	6	2	001 001
6	7	3	001
6	8	2 2 3 3 4 5 5	001
6	9	4	001
6	A	) E	001
6	В	4	00A
6	C	<b>⁴</b> Λ	005
6	D	4 6	006
6	E	O	000

2 D.D	RESS	DATA	
QLN	QLN-1	LENGTH	CODEWORD
		А	007
7	1	4	004
7	2 3	4	002
7		4	001
7	4	4	001
7	5	2	001
7	6	1	
7	7	1	001
7	8	1	001
7	9	2	003
7	Α	4	001
7	В	4	003
7	С	4	009
7	D	4	006
7	E	1	001
	1	4	008
8	1 2 3 4 5 6	4	001
8	2	5	002
8		5	001
8	<b>4</b>	4	001
8	5	3	001
8	7		001
8	7 8	2 2 2	001
8 8 8	0	2	002
8	9 A	3	003
8	n D	2	003
8	B C	4	008
8	C	4	007
8 8 8	D E	6	005
Ū	_	•	009
9	1 2 3	4	004
9 9	2	8	001
9	3	5 6	001
9	4		001
9	5 6	5	001
9	6	6	001
9	7	4	001
9	8	4	001
9	9	2	001
9	A	<u>ئ</u>	002
9	В	2	002
9	С	4	003
999999999	D	4 2 3 2 4 4 6	004
9	E	6	-

ADDI QLN	RESS QLN-1	DATA LENGTH	CODEWORD
A A A A A A A A A A	1 2 3 4 5 6 7 8 9 A B C D E	4 8 8 7 7 7 6 6 3 1 2 3 3	00A 003 001 001 001 001 001 001 001 007 007
B B B B B B B B B B B B B B B B B B B	1 2 3 4 5 6 7 8 9 A B C D E	4 8 8 A A 9 8 7 6 3 4 3 4 6	00B 002 002 002 001 001 001 001 001 002 006 009
0000000000000	1 2 3 4 5 6 7 8 9 A B C D E	4 8 8 A A B 9 A 8 8 6 4 4 4 6	00C 001 001 001 001 001 001 001 004 002 00A 002

מחג	RESS	DATA	
QLN	QLN-1	LENGTH	CODEWORD
D	1	4	00D
D	2	8	000
_	3	8	000
D	4	А	000
D	5	A	000
D	6	В	000
D	7	В	000
D	•	B	000
<u> </u>	8	A	000
D	9	A	000
D	A	8	000
D	B	6	003
D	С		00B
D	D	4	
D	E	6	001

# HUFFMAN DECODER PROM CONTENTS

### PROM A

	Address	<u>Data</u>
HUFFMAN CODE SET 8	00	0880 1900 001E 2980 0322 3A00 F51A 4A80 0726 5B00 F116 6B80 14AA 7C00 252E 8C80 E392 9D00 AD80 BE00 4132 D30E B70A 6236 9606
HUFFMAN UDE SET 9	19 1A 1B 1C 1D 1E 1F 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F	0880 1900 2980 3A00 0726 0322 001E 4A80 14AA 5B00 F51A 6B80 F116 7C00 252E 8C80

TABLE III

## PROM A

Address		<u>Data</u>
3D 3E	INUSED ADDRESSES	E392 9D00 4132 AD80 BE00 6236 D30E B70A 9606
3F 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4E 4F 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5D 5E 5F	UNUSED ADDRESSES	0880 1900 14AA 2980 3A00 4A80 252E 0726 0322 5B00 001E 6B80 F51A 7C00 F116 8C80 E392 9D00 4132 BE00 AD80 B70A 9606 6236 D30E

## PROM A

•		
2	ddress	<u>Data</u>
HUFFMAN CODE SET 1)	60 61 62 63 64 65 66 67 68 69 6A 6B 6C 6D 6E 6F 70 71 72 73 74 75	0880 1900 2980 3A00 14AA 0726 0322 4A80 5B00 6B40 73C0 252E 001E 8440 94C0 F51A A500 AD80 4132 F116 BE00 CE80 E392
HUFFMAN CODE SET 12	76 77 78 79 7A 7B 7C 7D 7E 7F 80 81 82 83 84 85 86 87 88 89 8A 8B 8C 8D 8E 8F	6236 D30E B70A 9606

## PROM\_A

FROM M	
Address	<u>Data</u>
90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9E なんいまき	001E F51A F116 AD40 B5CO C600 CE80 6236 DEC0 E740 E392 D30E B70A 9606
· (	LESSES
#UFFMAN A0 A1 CODE SET /3 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF B0 B1 B2 B3 B4 B5 B6 B7 B8	0880 1900 2980 3A00 4A80 5B00 6B40 73C0 8440 94C0 A540 B5C0 C640 14AA 9606 B70A D30E E392 F116 F51A 001E 0322 0726 252E 4132 6236
B9 BA BB BC BD BE BF	VUSED DDRESSES

## PROM A

	Address	<u> 5</u>					<u>Data</u>
HUFFMAN CODE SET 14	C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CC CD CE CD D1 D2 D3 D4 D5 D6						Data 0880 18C0 001E 2140 31C0 4240 52C0 6340 73C0 14AA 8400 8C80 9D00 AD80 BE00 CE80 6236 4132 252E 0726 0322 F51A F116 E392
	D7 D8 D9 DA DB DC	7	טאט	v=D			D30E B70A 9606
	DD DE DF	}		DEES	SES		

## HUFFMAN DECODER PROM CONTENTS

## PROM B

	Address	<u>Data</u>
HUFFMAN CODE SET /	20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 30 31 32 33 34 35 36 37 38 39 3A	0880 1900 8440 2980 52C0 39C0 4240 9606 B70A D30E 6340 73C0 E392 F116 F51A 001E 94C0 C600 A540 B5C0 0322 0726 14AA 252E CE80 4132 6236
HUFFMAN CODE SET 2	3B 3C 3D 3E 3F 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4E 4F	0880 1900 E392 2940 4240 31C0 6300 0322 52C0 F116 001E D30E 6B80 7C00 8C80 BE00

P	RO	$M_{\perp}$	В

	FROM B	
	Address	<u>Data</u>
	50 51 52 53 54 55 56 57 58 59 5A 5B 5C ADDRESSES	CE80 9D00 AD80 0726 F51A B70A 9606 6236 4132 252E 14AA
HUFFMAN CODE SET 3	5E 5F 60 61 62 63 64 65 66 67 68 69 6A 6B 6C 6D 6E 6F 70 71 72 73 74 75 76 77 78 79 7A 7B 7D 7E 7F	0880 1900 2980 3A00 F116 E392 D30E 4A80 5B00 6B80 7C00 OO1E F51A 8C80 0726 0322 B70A AD80 9CC0 A500 9606 BEOO CE80 6236 4132 252E 14AA

# PROM B

Addr	ess	<u>Data</u>
8 8 8 8 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9 9	1 2 3 4 5 6 7	0880 1900 E392 2980 3A00 4A80 F51A F116 D30E 5B00 001E 6B80 0322 7C00 0726 8C80 14AA 9D00 B70A AD80 BE00 6236 4132 252E 9606
HUFFMAN CODE SET 5	9F	0880 1900 2980 3A00 001E F51A F116 4A80 E392 5B00 0322 6B80 0726 7C00 D30E 8C80

•

# PROM B

PROM B		
Address		<u>Data</u>
B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE	UNUSED ADDRESSES	14AA 9D00 B70A AD80 BE00 6236 4132 252E 9606
BF CO C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF	UNUSED ADDRESSES	0880 1900 001E 2980 F51A 3A00 0322 4A80 F116 5B00 E392 6B80 0726 7C00 14AA 8C80 D30E 9D00 252E AD80 8E00 6236 4132 B70A 9606

# PROM B

Addres	<u>5</u>	<u>Data</u>
HUFF 11AN E0  CODE SET 7 E1  E2  E3  E4  E5  E6  E7  E8  E9  EA  EB  EC  ED  EE	5	0880 1900 001E 2980 0322 3A00 F51A 4A80 0726 5B00 F116 6B80 14AA 7C00 E392 8C80
EE EF F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA		E392
FB FC FD FE FF	UNUSED ADDRESSES	

NASA Case No. LEW-14,945-1

It will be understood that the above-described invention may be changed or modified or improved without departing from the spirit and scope of the invention as set forth in the claims appended hereto.

NASA Case No. LEW-14,945-1

### **ABSTRACT**

Real-Time Data Compression of Broadcast Video Signals

04

A non-adaptive predictor, a nonuniform quantizer and a multi-level Huffman coder are incorporated into a differential pulse code modulation system for coding and decoding broadcast video signals in real time.




FIGURE 1

ORIGINAL PAGE IS OF POOR QUALITY




FIGURE 2




FIGURE 3




FIGURE 4








FIGURE 5





NO! ADAPTIVE PREDICTION	- 85	-61	-38	-55	-11	- 4	0	7	11	21	38	61	84
QUANTIZATION VALUE	-100	-66	-42	-25	-14	9-	0	Q	14	25	42	99	100
QUANTIZATION LEVEL	<b>←</b> -1	Cι	m	ন	ſΛ	9	7	ω	0	10	11	12	13
DIFFERENCE	-255 TO -86	-85 TO -60	-59 TO -34	-33 TO -19	-18 TO -9	-8 TO -4	-3 TO 3	4 TO 8	9 TO 18	19 TO 33	34 TO 59	60 TO 85	86 TO 255









FIGURE 11



DATA:	D10 D9 D8 D7 D6 D5 D4 D3 D2 D1	EXT ADDRES  I BIT RECEIVED	value €7μ = -25
PROM CONTENTS FOR HUFFMAN CODE IN FIGURE 12	A7 A6 A5 A4	A6 A5 A4 A3 A2 A1 A0  0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	

# HUFFMAN CODE MATRIX

	3	4	$\infty$	∞	9	9	=	=	=	9	9	ω	9	4	9
	12	4	8	$\infty$	9	9	=	0	10	∞	$\infty$	9	4	4	9
	=	4	8	- ω	9	9	0	8	7	9	3	4	3	4	9
	9	4	80	$\infty$	7	7	7	9	9	m	-	2	m	4	4
-	6	4	ω	5	9	5	9	4	4	2	m	2	4	4	9
	$\infty$	ব	ঘ	2	5	4	m	2	2	2	m	2	4	4	9
_	<i>&gt;</i>	4	4	4	4	2	-	-	-	2	4	4	4	4	-
	- 9	4		4	m	2	2	2	8	4	5	5	4	4	9
$\bigcirc$	2	4	m	2	m	2	4	5	5	5	9	9	4	4	9
	4	4	-	2	-	8	5	_	8	_	_	7	_	4	9
	$\sim$	4	4	2	m	9	0	=	9	9	9	8	00	4	9
	2	4	00	2	8	00	=	=	6	9	2	$\infty$	00	4	9
	<del></del>	4	00	8	9	6	=	=	=	9	9	ω	ω	4	9
			7 2	<u></u>	4	5	ـــــــــــــــــــــــــــــــــــــ		ω	0	6	=	12	13	4
	-							ō							