

Response to “Comment on ‘Catastrophic degradation of the interface of epitaxial silicon carbide on silicon at high temperatures’” [Appl. Phys. Lett. 109, 196101 (2016)]

Aiswarya Pradeepkumar,^{1,2} Neeraj Mishra,^{1,2} Atieh Ranjbar Kermany,^{1,2} John J. Boeckl,³ Jack Hellerstedt,⁴ Michael S. Fuhrer,⁴ and Francesca Iacopi^{1,2,a)}

¹Queensland Micro and Nanotechnology Centre and Environmental Futures Research Institute, Griffith University, Nathan, QLD 4111, Australia

²Environmental Futures Research Institute, Griffith University, Nathan, QLD 4111, Australia

³Materials and Manufacturing Directorate, Air Force Research Laboratories, Wright-Patterson Air Force Base, Ohio 45433, USA

⁴Monash Centre for Atomically Thin Materials, Monash University, Monash, VIC 3800, Australia

(Received 13 October 2016; accepted 25 October 2016; published online 8 November 2016)

[<http://dx.doi.org/10.1063/1.4967228>]

Dimitrijević argues that the conclusions of our letter¹ are incorrect, based on two points. We summarize each criticism and respond point by point:

1. Dimitrijević questions our conclusion that SiC is electrically shorted to Si based on the fact that the sheet resistance of the annealed SiC-Si system differs quantitatively from that of the pristine silicon substrate material.²

We have studied the temperature-dependent data resistivity of the as-grown and annealed 3C-SiC on Si (Fig. 1 of Ref. 1). As-grown n-SiC/p-Si showed limited n-type conduction as expected for an epitaxial SiC film on silicon, whereas the n-SiC/p-Si sample after annealing showed a resistance two orders of magnitude lower than the SiC layer. The conduction in the annealed sample appears dominated by p-type carriers, with a transition around ~ 25 K to n-type conduction similar to the non-annealed n-SiC/p-Si. This results clearly indicate the formation of a new parallel conduction path which is (1) p-type, (2) has higher mobility than SiC, and (3) freezes out around ~ 25 K; these aspects are all in agreement with the Si substrate acting as the new conduction channel. The author proposes no alternative conduction channel which could explain our observations (1)–(3). We do observe a quantitative change in the sheet resistance of the Si substrate, which we ascribe to a change in doping after annealing (Table I of Ref. 1). Notably, the mobility of the p-type conduction channel ($273 \text{ cm}^2/\text{Vs}$) is very similar to that for the doped Si substrate ($341 \text{ cm}^2/\text{Vs}$), again suggesting that the additional conduction channel is silicon.

In addition, we performed a simple experiment to verify unambiguously that, after annealing, the SiC is indeed electrically well connected to the silicon substrate.

The as-grown unintentionally n-type doped 3C-SiC(100) with thickness of 300 nm grown in-house on lowly doped 6 in. p-type Si(100) wafer at 1000°C ^{1,3} was patterned into structures with 300 nm of aluminium contacts as shown in Fig. 1. For the electrical characterization, SiC/Si wafers were diced into $1 \times 1 \text{ cm}^2$ fragments.

^{a)}Present address: School of Computing and Communications, University of Technology Sydney, Broadway, NSW 2007, Australia. Electronic mail: francesca.iacopi@uts.edu.au




FIG. 1. Photolithographic pattern made on the SiC/Si for the electrical characterisation. (Courtesy of QMNC, Griffith University.)⁴

The current-voltage measurements were performed at room temperature to measure the SiC and silicon resistances (leakage) on the as-grown SiC(100) using a HP4145B semiconductor parameter analyser. Analogous samples were annealed at 1100°C for 1 h. After an additional XeF_2 etching of silicon up to $14 \mu\text{m}$ in between the SiC structures, the electrical measurements were done at room temperature.

The as-grown SiC film indicates a factor of 30–50 difference in magnitude of the resistance of the SiC and the leakage through the silicon, as anticipated (Table I). However, after annealing, a major drop in all the SiC and leakage resistances to just a few k Ω is observed (Table I). This clearly indicates that separate thin-film SiC structures

TABLE I. SiC and silicon resistances (leakage) measured at room temperature for in-house SiC/Si(100) samples as-grown and after annealing at 1100°C . The results are the averaged values from four measurements.

	As-grown	Annealed
R_{SiC} of $650 \mu\text{m}$ length (k Ω)	40	3
R_{SiC} of 1 mm length (k Ω)	70	4
R_{leakage} across $100 \mu\text{m}$ (k Ω)	2000	1
R_{leakage} across $160 \mu\text{m}$ (k Ω)	2000	1

become electrically shorted through the silicon after annealing, fully supporting our report on the instability of the SiC/Si interface.¹

2. The second point of the author's comment rejects the implications of our conclusions.²

Epitaxial SiC on Si could be used as a pseudo-substrate for the growth of functional layers such as graphene⁵ and III-N materials,⁶ for application as broad as electronic graphene devices and LEDs on silicon. Since these materials are generally grown at temperatures greater than 1000 °C, we believe it is important to consider the instability we discussed.

As to SiC on silicon for harsh environment operation, we only point out the potential for this failure mechanism to be initiated over time. A conclusive statement on the stability

range of the 3C SiC-Si interface in harsh environments can be given exclusively by accurate bias-temperature-stress measurements that we can only encourage the community to investigate.

¹A. Pradeepkumar, N. Mishra, A. R. Kermany, J. J. Boeckl, J. Hellerstedt, M. S. Fuhrer, and F. Iacopi, *Appl. Phys. Lett.* **109**(1), 011604 (2016).

²S. Dimitrijević, *Appl. Phys. Lett.* **109**, 196101 (2016).

³L. Wang, S. Dimitrijević, J. Han, A. Iacopi, L. Hold, P. Tanner, and H. B. Harrison, *Thin Solid Films* **519**(19), 6443 (2011).

⁴H. P. Phan, D. V. Dao, P. Tanner, L. Wang, N. T. Nguyen, Y. Zhu, and S. Dimitrijević, *Appl. Phys. Lett.* **104**(11), 111905 (2014).

⁵F. Iacopi, N. Mishra, B. V. Cunning, D. Goding, S. Dimitrijević, R. Brock, R. H. Dauskardt, B. Wood, and J. Boeckl, *J. Mater. Res.* **30**(5), 609 (2015).

⁶*III-Nitride Semiconductors and Their Modern Devices*, edited by B. Gil (Oxford University Press, Oxford, U.K., 2013), Vol. 18.