

# Scaling Trends of On-Chip Power Distribution Noise

Andrey V. Mezhiba and Eby G. Friedman

Department of Electrical and Computer Engineering  
University of Rochester  
Rochester, New York 14627  
mav@ece.rochester.edu, friedman@ece.rochester.edu \*

## Abstract

The design of power distribution networks in high performance integrated circuits has become significantly more challenging with recent advances in process technology. As on-chip currents exceed tens of amperes and circuit clock periods are reduced well below a nanosecond, the signal integrity of the on-chip power supply has become a primary concern in integrated circuit design. The existing work on power distribution noise scaling is reviewed and extended to include the scaling of the inductance of the on-chip global power distribution networks in high performance flip-chip packaged integrated circuits. As the dimensions of the on-chip devices are scaled by  $S$ , where  $S > 1$ , the resistive voltage drop across the power grids remains constant and the inductive voltage drop increases by  $S$ , if the metal thickness is maintained constant. Consequently, the signal-to-noise ratio decreases by  $S$  in the case of resistive noise and by  $S^2$  in the case of inductive noise. As compared to the constant metal thickness scenario, ideal interconnect scaling in the global power grid mitigates unfavorable scaling of the inductive noise but exacerbates the scaling of resistive noise by a factor of  $S$ . On-chip inductive noise will therefore become of greater significance with technology scaling. Careful tradeoffs between the resistance and inductance of the power distribution networks will be necessary in nanometer technologies to achieve minimum power supply noise levels.

## Categories and Subject Descriptors

B.7.m [Integrated Circuits]: Miscellaneous—*technology scaling, on-chip power distribution, noise scaling*

## General Terms

Design

## Keywords

technology scaling, power distribution, power supply noise

---

\*This research was supported in part by the Semiconductor Research Corporation under Contract No. 99-TJ-687, the DARPA/ITO under AFRL Contract F29601-00-K-0182, grants from the New York State Office of Science, Technology & Academic Research to the Center for Advanced Technology—Electronic Imaging Systems and to the Microelectronics Design Center, and by grants from Xerox Corporation, IBM Corporation, Intel Corporation, Lucent Technologies Corporation, and Eastman Kodak Company.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee.

SLIP'02 April 6-7, 2002, San Diego, California, USA.

Copyright 2002 ACM 1-58113-481-9/02/0004 ...\$5.00.

## 1. Introduction

CMOS technology scaling is forecasted to continue for at least another ten years [1]. The on-going miniaturization of integrated circuit (IC) feature size has placed significant requirements on the power and ground distribution networks. Circuit integration densities rise with each very deep submicrometer (VDSM) technology generation due to smaller devices and larger dies; the current density and the total current increase accordingly. At the same time, the higher switching speed of smaller transistors produces faster current transients in the power distribution network. The higher currents cause large ohmic  $IR$  voltage drops while the fast current transients cause large inductive  $L\frac{dI}{dt}$  voltage drops ( $\Delta I$  noise) in the power distribution networks. Power distribution networks must be designed to minimize these voltage drops, maintaining the local supply voltage within specified design margins. If the power supply voltage sags too low, the performance and functionality of the circuit will be severely compromised. Alternatively, excessive overshoot of the supply voltage can affect circuit reliability. Further exacerbating these problems is the decrease in noise margins with each new generation of VDSM process technology.

Insuring adequate signal integrity of the power supply has become a primary design issue in high performance, high complexity digital integrated circuits. A significant fraction of the on-chip resources is dedicated to achieve this objective. Global on-chip power distribution networks are typically designed at the early stages of the design process, when little is known about the power demands at specific locations on an IC. Furthermore, allocating additional wiring resources for the global power distribution network at the later stages of the design process in order to improve the local electrical characteristics of the power network is likely to create routing problems and can also be prohibitively expensive. For these reasons, power distribution networks tend to be conservatively designed [2], sometimes using more than a third of the on-chip metal resources [3, 4].

Power distribution networks in high performance digital ICs are commonly structured as a multilayer grid. In such a grid, straight power/ground (P/G) lines in each metalization layer span the entire die (or a large functional unit) and are orthogonal to the lines in the adjacent layers. The power and ground lines typically alternate in each layer. Vias are used to connect a power (ground) line to another power (ground) line at the overlap sites. The power grid concept is illustrated in Fig. 1, where three layers of interconnect are depicted with the power lines shown in dark grey and the ground lines




Figure 1: A multilayer interconnect with the power distribution grid highlighted; the ground lines are light grey, the power lines are dark grey, and the signal lines are white.

shown in light grey. The power/ground lines are surrounded by signal lines.

The scaling trend of noise in high performance power distribution grids is, therefore, of practical interest. In addition to noise magnitude constraints, electromigration reliability considerations limit the maximum current density in on-chip interconnect. The scaling of the peak current density in power distribution grids is also of practical interest. The results of this scaling analysis depend upon various assumptions. The published scaling analyses of power distribution noise are reviewed and compared along with the relevant assumptions. The scaling of the inductance of an on-chip power distribution network extends the existing work. Scaling trends of on-chip power supply noise in high performance flip-chip packaged circuits are the focus of this investigation.

The paper is organized as follows. Related existing work is reviewed in Section 2. The interconnect characteristics assumed in the analysis are discussed in Section 3. The scaling of power noise and electromigration reliability is described in Section 4. Implications of the scaling analysis are discussed in Section 5. Some conclusions are offered in Section 6.

## 2. Background

Ideal scaling of CMOS transistors was first described by Dennard *et al.* in 1974 [5]. Assuming a scaling factor  $S$ , where  $S > 1$ , all transistor dimensions uniformly scale as  $1/S$ , the supply voltage scales as  $1/S$ , and the doping concentrations scale as  $S$ . This “ideal” scaling scenario maintains the electric field within the device constant throughout the scaled process and ensures a proportional scaling of the  $I$ - $V$  characteristics. Under the ideal scaling paradigm, the transistor current scales as  $1/S$ , transistor power decreases as  $1/S^2$ , transistor density increases as  $S^2$ . Transistor switching time decreases as  $1/S$ , power per circuit area remains constant, and the current per circuit area scales as  $S$ . The die dimensions increase by a chip dimension scaling factor  $S_C$ . The total capacitance of the on-chip devices and circuit current increase by  $SS_C^2$  while the circuit power increases by  $S_C^2$ . The scaling of interconnect was first described by Saraswat and Mohammadi [6]. Ideal scaling behavior is listed in Table 1.

Alternatively, the power supply voltage can be maintained constant during the scaling process. In this scenario, the

Table 1: Ideal scaling of CMOS circuits.

Parameter	Scales as
Device dimensions	$1/S$
Doping concentrations	$S$
Voltage levels	$1/S$
Current per device	$1/S$
Gate load	$1/S$
Gate delay	$1/S$
Device area	$1/S^2$
Device density	$S^2$
Power per device	$1/S^2$
Power density	1
Total capacitance	$SS_C^2$
Total power	$S_C^2$
Total current	$SS_C^2$

transistor switching time scales as  $1/S^2$ . The power dissipation and distribution parameters, however, scale unfavorably under constant voltage scaling. The current and power per circuit area increase as  $S^3$ .

Several research results have been published on the impact of technology scaling on the integrity of the IC power supply [7, 8, 9, 10]. The published analyses differ in the assumptions made about the on-chip and package level interconnect characteristics. The analyses can be classified according to several categories: whether resistive  $IR$  or inductive  $L\frac{dI}{dt}$  noise is considered, whether wirebond or flip-chip packaging is assumed, and whether packaging or on-chip interconnect parasitic impedances are assumed dominant. Traditionally, the package-level parasitic inductance (the bond wires, lead frames, and pins) has dominated the total inductance of the power distribution system while the on-chip resistance of the power lines has dominated the total resistance of the power distribution system. The resistive noise has therefore been associated with the resistance of the on-chip interconnect and the inductive noise has been associated with the inductance of the off-chip packaging [9, 11, 12].

Scaling of the resistive voltage drop in a wire bonded integrated circuit of constant size has been investigated by Song and Glasser in [7]. Assuming that the interconnect thickness scales as  $1/S$ , the ratio of the supply voltage to the resistive noise, *i.e.*, the signal-to-noise ratio (SNR) of the power supply voltage, scales as  $1/S^3$  under ideal scaling (as compared to  $1/S^4$  under constant voltage scaling). Song and Glasser proposed a multilayer interconnect stack to address this problem. Assuming that the top metal layer has a constant thickness, the scaling of the power supply signal-to-noise ratio improves by a power of  $S$  as compared to standard interconnect scaling.

Bakoglu [8] investigated the scaling of both resistive and inductive noise in wire-bonded ICs taking into account the increase in the die size by  $S_C$  with each technology generation. Under the assumption of ideal interconnect scaling (*i.e.*, the number of interconnect layers remains constant and the thickness of each layer is reduced as  $1/S$ ), the SNR of the resistive noise decreases as  $1/S^4 S_C^2$ . The SNR of the in-

Table 2: Scaling analyses of power distribution noise.

Scaling analysis	Noise type	Noise scaling	SNR scaling	Analysis assumptions	
Glasser and Song [7]	on-chip $IR$ noise	$S^2$	$1/S^3$	ideal interconnect scaling	wirebond package, fixed die size
		$S$	$1/S^2$	thickness of the top metal remains constant	
Bakoglu [8]	on-chip $IR$ noise	$S^3 S_C^2$	$1/S^4 S_C^2$	ideal interconnect scaling, wirebond package (the number of power connections is constant)	current and capacitance scale as $S^2 S_C^2$ (due to the scaling of the number of metal levels by $S$ ) as compared to $SS_C^2$
		$1/S$	1	reverse interconnect scaling ( $\propto S$ ), the number of power connections scale as $SS_C^2$ (flip-chip)	
	package $L \frac{dI}{dt}$ noise	$S^3 S_C^3$	$1/S^4 S_C^3$	the number of power connections remains constant, inductance per connections increases as $S_C$	
		1	$1/S$	number of power connections scale as $SS_C^2$ (flip-chip), inductance per connection scale as $1/S^2$	
Larsson [9]	package $L \frac{dI}{dt}$ noise	$SS_C$	$1/S^2 S_C$	wirebond package, number of package connections increases as $SS_C$	
Mezhiba and Friedman	on-chip $IR$ noise	1	$1/S$	metal thickness remains constant	area array flip-chip package, pad pitch scales as $1/\sqrt{S}$ ( <i>i.e.</i> , the number of power connections scales as $SS_C^2$ )
		$S$	$1/S^2$	ideal interconnect scaling	
	on-chip $L \frac{dI}{dt}$ noise	$S$	$1/S^2$	metal thickness remains constant	
		1	$1/S$	ideal interconnect scaling	

ductive noise due to the parasitic impedances of the packaging decreases as  $1/S^4 S_C^3$ . These estimates of the SNR are made under the assumption that the number of interconnect levels increases as  $S$ . This assumption scales the on-chip capacitive load, average current, and, consequently, the SNR of both the inductive and resistive noise by a factor of  $S$ . Bakoglu also considered an improved scaling scenario where the number of chip-to-package power connections increases as  $SS_C^2$ , implying flip-chip packaging. In this scenario, the resistive  $SNR_R$  scales as 1 assuming that the thickness of the upper metal levels is inversely scaled as  $S$ . The inductive  $SNR_L$  scales as  $1/S$  under the assumption that the effective inductance per power connection scales as  $1/S^2$ .

A detailed overview of modeling and mitigation of package-level inductive noise is presented by Larsson [9]. The SNR of the inductive noise is shown to decrease as  $1/S^2 S_C$  under the assumption that the number of interconnect levels remains constant and the number of chip-to-package power/ground connections increases as  $SS_C$ . The results and key

assumptions of the the power supply noise scaling analyses are summarized in Table 2.

The effect of the flip-chip pad density on the resistive drop in power supply grids has been investigated by Arledge and Lynch in [10]. All other conditions being equal, the maximum resistive drop is proportional to the square of the pad pitch. Based on this trend, a pad density of 4000 pads/cm<sup>2</sup> is the minimum density required to assure an acceptable on-chip  $IR$  drop and I/O signal density at the 50 nm technology node.

### 3. Interconnect characteristics

The thickness of the top interconnect layers (where the conductors of the global power distribution networks are located) is assumed in this analysis to remain constant, as these layers have not been scaled through several recent technology generations due to power distribution noise and interconnect delay considerations. The impact of this assumption

on the results as compared to ideal interconnect scaling is discussed in Section 5.

The number of metal layers and the fraction of the metal resources dedicated to the power distribution network are also assumed constant. The ratio of the diffusion barrier thickness to the copper interconnect core is assumed to remain constant with scaling. The increase in the copper resistivity of the interconnect due to electron scattering at the interconnect surface interface (significant at line widths below 45 nm [1]) is neglected for relatively thick global power lines. Overall, the total sheet resistance of a global power distribution network remains constant with technology scaling.

In a flip-chip package, the integrated circuit and the package are interconnected via an area array of solder bumps mounted onto the on-chip I/O pads [13]. The power supply current enters the on-chip power distribution network from the power/ground pads. A view of the on-chip area array of power/ground pads is shown in Fig. 2.




Figure 2: An area array of on-chip power/ground I/O pads. The power pads are colored dark gray, the ground pads are colored light gray, and the signal pads are white. The current distribution area of the power pad (*i.e.*, the power distribution cell) in the center of the figure is delineated by the dashed line. The current distribution area of the ground pad in the center of the figure is delineated by the dotted line.

All of the power/ground pads of a flip-chip packaged IC are assumed to be equipotential, *i.e.*, the variation in the voltage levels among the pads is considered negligible as compared to the noise within the on-chip power distribution network. For the purpose of this scaling analysis, a uniform power consumption per die area is assumed. Under these assumptions, each power (ground) pad supplies power (ground) current only to those circuits located in the area around the pad, as shown in Fig. 2. This area is referred to as a power distribution cell (or power cell). The edge dimensions of each power distribution cell are proportional to the pitch of the power/ground pads. The size of the power cell area determines the effective span of the on-chip power distribution network. The power distribution scaling analysis becomes independent of the die size as the number of power connections scales as  $S_C^2$ .

An important element of this analysis is the scaling of flip-chip technology. According to the ITRS Roadmap [1], at the 150 nm line half-pitch technology node the pad pitch  $P$  is 160  $\mu\text{m}$ . At the 35 nm node the pad pitch is forecasted to be 80  $\mu\text{m}$ . That is, the linear density of the pads doubles for a fourfold reduction in circuit feature size. The pad size and pitch  $P$  scale, therefore, as  $1/\sqrt{S}$  and the area density

( $\propto 1/P^2$ ) of the pads increases as  $S$  with each technology generation. Interestingly, one of the reasons given for this relatively infrequent change in the pad pitch (as compared with the introduction of new CMOS technology generations) is the cost of the test probe head [1]. The maximum density of the flip-chip pads is assumed to be limited by the pad pitch. Although the number of on-chip pads is forecasted to remain constant, some recent research has predicted that the number of on-chip power/ground pads will increase due to electromigration and resistive noise considerations [10, 14].

On-chip capacitors are used to decouple the parasitic impedance of the power grid lines from the power load. The decoupling capacitors provide a low impedance path between the on-chip power and ground at high frequencies, lowering the impedance of the on-chip power distribution networks. A simple model of an on-chip power distribution grid with a power load and a decoupling capacitor is shown in Fig. 3.

To allow charge sharing during the switching transient, the decoupling capacitors are placed electrically close to the power load (the logic gates), *i.e.*,  $R_{decoup} \ll R_{grid}$ . The charge on the decoupling capacitance decreases during the switching transient due to charge sharing with the load capacitance. To prevent excessive power noise, the voltage across the decoupling capacitor should be restored to the nominal voltage before the next transition, *i.e.*, within a clock period. The charge on the decoupling capacitor is replenished by the current flowing through the on-chip power network. The on-chip decoupling capacitors, therefore, do not lower the effective impedance of the power distribution networks at signal frequencies comparable to or below the clock frequency of the circuit.




Figure 3: A simple model of the on-chip power distribution network with a power load and a decoupling capacitance.

#### 4. Power supply noise scaling

A power distribution cell can be modeled as a circle of radius  $r_c$  with a constant current per area  $I_A$  [10], as shown in Fig. 4. The total current of the cell is  $I_{cell} = I_A \cdot \pi r_c^2$ . The power network current is distributed from a circular pad of




Figure 4: A model of the power distribution cell.

radius  $r_p$  in the center of the cell. The global power distribution network has an effective sheet resistance  $\rho_\square$ . The voltage drop at the periphery of the power distribution cell is

$$\begin{aligned}\Delta V_R &= \int_{r_p}^{r_c} dV_R = \int_{r_p}^{r_c} I(r) dR(r) \\ &= \int_{r_p}^{r_c} \pi(r_c^2 - r_p^2) I_A \cdot \rho_\square \frac{dr}{2\pi r} \\ &= \frac{1}{2} I_A r_c^2 \rho_\square \cdot \left( \ln \frac{r_c}{r_p} + \frac{r_p^2}{2r_c^2} - \frac{1}{2} \right) \\ &= C \left( \frac{r_c}{r_p} \right) I_{cell} \rho_\square.\end{aligned}\quad (1)$$

The resistive voltage drop is proportional to the product of the total cell current  $I_{cell}$  and the effective sheet resistance  $\rho_\square$  with the coefficient  $C$  dependent only on the  $r_c/r_p$  ratio.

The cell current  $I_{cell}$  is the product of the area current density  $I_A$  and the cell area  $\pi r_c^2$ . The current per area  $I_A$  scales as  $S$ ; the area of the cell is proportional to  $P^2$  which scales as  $1/S$ . The cell current  $I_{cell}$ , therefore, remains constant (*i.e.*, scales as 1). The sheet resistance  $\rho_\square$  of the power distribution grid and the ratio of the pad pitch to the pad size remains constant with scaling. The resistive drop  $\Delta V_R$ , therefore, scales as  $I \cdot R \propto 1 \cdot 1 \propto 1$ . The resistive SNR of the power supply voltage, consequently, decreases with scaling as

$$\text{SNR}_R = \frac{V_{dd}}{\Delta V_R} \propto \frac{1/S}{1} \propto \frac{1}{S}.\quad (2)$$

This coincides with the trend described by Bakoglu in the improved scaling scenario [8]. A faster scaling of the on-chip current as described by Bakoglu is offset by increasing the interconnect thickness by  $S$  which reduces the sheet resistance  $\rho_\square$  by  $S$ . This trend is more favorable as compared to the  $1/S^2$  dependence established by Song and Glasser [7]. The improvement is due to the decrease in the power cell area of a flip-chip IC by a factor of  $S$  with scaling whereas a constant die area is assumed in [7].

The inductive properties of power distribution grids are investigated in [15]. It is shown that the inductance of the power grids with alternating power and ground lines behaves similarly to the grid resistance. That is, the grid inductance increases linearly with the grid length and decreases inversely linearly with the number of lines in the grid. This linear behavior is due to the periodic structure of the alternating power and ground grid lines. The long range inductive coupling of a specific (signal or power) line to a power line is cancelled out by the coupling to the ground lines adjacent to the power line, which carry current in the opposite direction [15]. Inductive coupling in periodic grid structures, therefore, is effectively a short range interaction. Similar to the grid resistance, the grid inductance can be conveniently expressed as a dimension independent grid sheet inductance [16]. The grid sheet inductance is determined by the line pitch, height, and thickness, which are assumed constant in this analysis. Therefore, analogous to the resistive voltage drop  $\Delta V_R$  discussed above, the inductive voltage drop  $\Delta V_L$  is proportional to the product of the sheet inductance of the global power grid and the magnitude of the cell transient current.

The inductive voltage drop  $\Delta V_L$  in a power distribution cell is proportional to  $L_\square \cdot dI_{cell}/dt$ , where  $L_\square$  is the sheet in-

ductance of the power distribution grid, and  $dI_{cell}/dt$  is the transient current of a power distribution cell. The transient current  $dI_{cell}/dt$  scales as  $I_{cell}/\tau \propto I_A \cdot P^2/\tau \propto S \cdot 1/S \cdot S \propto S$ , where  $\tau \propto 1/S$  is the transistor switching time. The inductive voltage drop  $\Delta V_L$ , therefore, scales as  $L_\square \cdot dI_{cell}/dt \propto 1 \cdot S$ . The inductive  $\text{SNR}_L$  of the power supply voltage decreases with scaling as

$$\text{SNR}_L = \frac{V_{dd}}{\Delta V_L} \propto \frac{1/S}{S} \propto \frac{1}{S^2}.\quad (3)$$

The maximum current density in the power grid occurs where the power grid lines contact the power pads. At these locations, the current delivered through the solder bump enters the power grid and spreads out. The area of contact between a power pad and the power grid is proportional to the pad perimeter which scales as  $1/\sqrt{S}$ . The power cell current  $I_{cell}$  supplied by the pad remains constant as described above. The maximum current density, therefore, scales as

$$j_{max} \propto \frac{I}{P} \propto \frac{1}{1/\sqrt{S}} \propto \sqrt{S}.\quad (4)$$

The average current density in power distribution lines scales similarly. Note that the current density scaling is more favorable as compared to resistive  $\text{SNR}_R$  ( $\propto 1/S$ ). Therefore, if the metal capacity of the on-chip power distribution grid is increased by  $S$  so as to maintain the resistive  $\text{SNR}_R$  constant, the *average* current density in the power lines will decrease as  $\propto 1/\sqrt{S}$ .

## 5. Implications of noise scaling

The amplitude of both the resistive and inductive noise increases with technology scaling relative to the power supply voltage. A number of techniques have been proposed to mitigate the unfavorable scaling of power distribution noise. These techniques are briefly summarized below.

To maintain a constant supply voltage to resistive noise ratio, the effective sheet resistance of the global power distribution grid should be reduced. There are two ways to allocate additional metal resources to the power distribution grid. One option is to increase the number of metalization layers. This approach adversely affects fabrication time and yield and, therefore, increases the cost of manufacturing. The ITRS Roadmap forecasts only a moderate increase in the number of interconnect levels, from eight levels at the 130 nm line half-pitch node to eleven levels at the 32 nm node [1]. The second option is to increase the fraction of metal area per metal level allocated to the power grid. This strategy decreases the amount of wiring resources that can be allocated for global signal routing.

The sheet inductance of the power distribution grid, similar to the sheet resistance, can be lowered by increasing the number of interconnect levels. Furthermore, wide metal trunks typically used for power distribution at the top levels can be replaced with narrow interdigitated power/ground lines. Although this configuration substantially lowers the grid inductance, it increases the grid resistance and, consequently, the resistive noise [16].

Alternatively, circuit techniques can be employed to limit the peak transient power current demands of the digital logic. Current steering logic, for example, produces a minimal variation in the current demand between the transient response and the steady state response. In synchronous circuits, the




Figure 5: Increase in power current demands of high performance microprocessors with technology scaling, according to the ITRS roadmap. The average current is the ratio of the circuit power to the supply voltage. The transient current is the product of the average current and the on-chip clock rate,  $2\pi f_{clk}$ .

maximum transient currents typically occur during the beginning of a clock period, when, immediately after the arrival of a clock signal at the latches, a signal begins to propagate through the blocks of sequential logic. Clock skew scheduling can be exploited to spread in time the periods of peak current demand [17].

The inductive noise  $\Delta V_L$  scaling as  $S^2$  increases by a factor of  $S$  faster as compared to the resistive noise  $\Delta V_R$  scaling as  $S$ . The estimates of inductive and resistive noise described by Bakoglu also differ by a factor of  $S$  [8]. The increase in the significance of inductance of the power distribution interconnect is similar to that noted in signal interconnect [18, 19]. The trend is, however, delayed by several technology generations as compared to signal interconnect. As discussed in Section 3, the high frequency harmonics are filtered out by the on-chip decoupling capacitance and the power current has a comparatively lower frequency content.

The significance of the inductive noise relative to the resistive noise is, therefore, increasing with technology scaling. This conclusion is in agreement with the trends forecasted by the ITRS [1]. The forecasted demands in power current of high performance microprocessors are shown in Fig. 5. Both the average current and the transient current are rising exponentially with technology scaling. The rate of increase in the transient current is more than double the rate of increase in the average current as indicated by the slope of the trend lines depicted in Fig. 5. The faster rate of increase in the transient current as compared to the average current is due to rising circuit clock frequencies. The transient current of modern high performance processors is approximately one teraampere per second ( $10^{12}$  A/s) and is expected to rise reaching hundreds of teraamperes per second. Such a high magnitude of the transient current is due to switching hundreds of amperes within a fraction of a nanosecond.

In order to translate the projected current requirements into supply noise voltage trends, an interconnect structure, shown in Fig. 6, is assumed. The voltage differential across this structure caused by the average and transient currents




Figure 6: A model of a power distribution grid used to estimate the power supply noise trends.

produces a resistive and inductive noise, respectively. The grid consists of interdigitating power and ground lines of  $1\ \mu\text{m} \times 1\ \mu\text{m}$  cross section with  $1\ \mu\text{m}$  line spacing. The length and width of the grid are equal to the size of a power distribution cell. The size of the power cell is assumed to be twice the pitch of the flip-chip pads, reflecting that only half of the total number of pads are used for the power and ground distribution as forecasted by ITRS for high performance ASICs. Note that the resistance and inductance of the square grid are independent of the dimensions [16] (as long as the dimensions are much greater than the line pitch). The average and transient currents flowing through the grid are, however, scaled from the IC current requirements shown in Fig. 5 in proportion to the area of the grid. The current flowing through the square grid is therefore the same as the current distributed through the power grid within the power cell. The power current enters and leaves from the same side of the grid, assuming the power load is connected at the opposite side. The square grid has the same inductance to resistance ratio as the global distribution grid with the same line pitch, thickness, and width. Hence, the square grid has the same inductive to resistive noise ratio. The square grid model also produces the same rate in the noise increase because the current is scaled proportionately to the area of the power cell. The resulting noise trends are illustrated in Fig. 7.




Figure 7: Scaling trends of resistive and inductive power supply noise.

The area of the grid scales as  $1/S$ . The current area density increases as  $S$ . The total average current of the grid remains, therefore, constant. The resistive noise also remains approximately constant, as shown in Fig. 7. The inductive noise, alternatively, rises steadily and becomes comparable to the resistive noise approximately at the 45 nm technology node. Note that the structure depicted in Fig. 6 has a

lower inductance to resistance ratio as compared to practical power distribution grids because the power and ground lines are relatively narrow and placed adjacent to each other, reducing the area of the current loop and increasing the grid resistance [15, 16]. The inductive to resistive noise ratio is therefore somewhat optimistic.

The rise of the inductive noise is mitigated if ideal interconnect scaling is assumed and the thickness, width, and pitch of the global power lines are scaled as  $1/S$ . In this scenario, the density of the global power lines increases as  $S$  and the sheet inductance  $L_{\square}$  of the global power distribution grids decreases as  $1/S$ , mitigating the inductive noise and  $SNR_L$  by  $S$ . The sheet resistance of the power distribution grid, however, increases as  $S$ , exacerbating the resistive noise and  $SNR_R$  by a factor of  $S$ . Presently, the resistive parasitic impedance dominates the total impedance of the on-chip power distribution networks. Ideal scaling of the upper interconnect levels will therefore increase the power distribution noise. However, as technology approaches the nanometer range and the inductive and resistive noise become comparable, judicious tradeoffs between the resistance and inductance of the power networks will be necessary to achieve the minimum noise level.

## 6. Conclusions

An analysis of scaling power distribution noise in flip-chip packaged high performance IC is presented in this paper. Published scaling analyses of power distribution noise are reviewed and the analysis assumptions are discussed. If the number of interconnect levels and the fraction of metal area dedicated to routing the power and ground are maintained constant, the resistive voltage drop across the power grids remains approximately constant, while the inductive drop increases by  $S$ . Consequently, the SNR decreases by  $S$  in the case of resistive noise and by  $S^2$  in the case of inductive noise. Additional interconnect resources will be required to offset these trends. As compared to the resistive noise, the on-chip inductive noise will increase faster and become more significant with technology scaling. The maximum current density in power grids will also increase by  $\sqrt{S}$ , exacerbating reliability concerns in high performance power distribution grids. Ideal interconnect scaling of the upper metal levels improves the inductive noise  $SNR_L$  by  $S$  and worsens the resistive  $SNR_R$  by  $S$ . Careful tradeoffs between the resistance and inductance of the power distribution networks will be necessary in nanometer technologies to achieve minimum power supply noise levels.

## 7. References

- [1] Semiconductor Industry Association, "International Technology Roadmap for Semiconductors, 2001 Update," <http://public.itrs.net>, 2001.
- [2] M. Benoit and S. Taylor and D. Overhauser and S. Rochel, "Power Distribution in High-Performance Design," *Proceedings of the IEEE International Symposium on Low Power Electronics and Design*, pp. 274–278, August, 1998.
- [3] L. C. Tsai, "A 1 GHz PA-RISC Processor," *Proceedings of the IEEE International Solid-State Circuits Conference*, pp. 322–323, February, 2001.
- [4] C. J. Anderson and others, "Physical Design of a Fourth-Generation POWER GHz Microprocessor," *Proceedings of the IEEE International Solid-State Circuits Conference*, pp. 232–233, February, 2001.
- [5] R. H. Dennard, F. H. Gaensslen, H.-N. Yu, V. L. Rideout, E. Bassous, and A. R. LeBlanc, "Design of Ion-Implanted MOSFET's with Very Small Physical Dimensions," *IEEE Journal of Solid-State Circuits*, Vol. SC-33, No. 5, pp. 256–268, October, 1974.
- [6] K. C. Saraswat and E. Mohammadi, "Effect of scaling of interconnections on the time delay of VLSI circuits," *IEEE Transactions on Electron Devices*, Vol. ED-29, No. 4, pp. 645–650, April, 1982.
- [7] W. S. Song and L. A. Glasser, "Power Distribution Techniques for VLSI Circuits," *IEEE Journal of Solid-State Circuits*, Vol. SC-21, No. 1, pp. 150–156, February, 1986.
- [8] H. B. Bakoglu, *Circuits, Interconnections, and Packaging for VLSI*, Addison-Wesley, 1990.
- [9] P. Larsson, "di/dt Noise in CMOS Integrated Circuits," *Analog Integrated Circuits and Signal Processing*, Vol. 14, No. 1/2, pp. 113–129, September, 1997.
- [10] L. A. Arledge Jr. and W. T. Lynch, "Scaling and Performance Implications for Power Supply and Other Signal Routing Constraints Imposed by I/O Limitations," *Proceedings of the IEEE Symposium on IC/Package Design Integration*, pp. 45–50, February, 1998.
- [11] G. A. Katopis, "Delta-I Noise Specification for a High-Performance Computing Machine," *Proceedings of the IEEE*, Vol. 73, No. 9, pp. 1405–1415, September, 1985.
- [12] B. D. McCredie and W. D. Becker, "Modeling, Measurement, and Simulation of Simultaneous Switching Noise," *IEEE Transactions on Components, Packaging, and Manufacturing Technology—Part B*, Vol. 19, No. 3, pp. 461–472, August, 1996.
- [13] R. R. Tummala and E. J. Rymaszewski and A. G. Klopfenstein, *Microelectronics Packaging Handbook*, Chapman & Hall, New York, 1997.
- [14] D. Sylvester and H. Kaul, "Future Performance Challenges in Nanometer Design," *Proceedings of the IEEE/ACM Design Automation Conference*, pp. 3–8, June, 2001.
- [15] A. V. Mezhiba and E. G. Friedman, "Inductive Characteristics of Power Distribution Grids in High Speed Integrated Circuits," *Proceedings of the IEEE International Symposium on Quality Electronic Design*, March, 2002.
- [16] A. V. Mezhiba and E. G. Friedman, "Inductance/Area-Resistance Tradeoffs in High Performance Power Distribution Grids," *Proceedings of the IEEE International Symposium on Circuits and Systems*, May, 2002.
- [17] I. S. Kourtev and E. G. Friedman, *Timing Optimization Through Clock Skew Scheduling*, Kluwer Academic Publishers, Norwell, Massachusetts, 2000.
- [18] A. Deutsch *et al.*, "The Importance of Inductance and Inductive Coupling for On-Chip Wiring," *Proceedings of the Topical Meeting on Electrical Performance of Electrical Packaging*, pp. 53–56, October, 1997.
- [19] Y. I. Ismail and E. G. Friedman, *On-Chip Inductance in High Speed Integrated Circuits*, Kluwer Academic Publishers, Norwell, Massachusetts, 2001.