Simultaneous All-Optical Half-Adder and Half-Subtracter Based on Two Semiconductor Optical Amplifiers

Bo Dai, Student Member, IEEE, Satoshi Shimizu, Xu Wang, Senior Member, IEEE, and Naoya Wada, Member, IEEE

Abstract—We propose and demonstrate all-optical simultaneous half-addition and half-subtraction of two return-to-zero on-off keying data streams using only two semiconductor optical amplifiers and without any assist light. In the experimental demonstration, we realize the arithmetic functions with an extinction ratio larger than 14 dB and achieve error-free signal processing at the repetition rate of 10 Gbit/s.

Index Terms—Logic-based optical processing, nonlinear optical signal processing, optical signal processing, semiconductor optical amplifiers.

I. INTRODUCTION

In THE current telecommunications, many essential functions, such as packet forwarding, time-to-live (TTL) decrementing and address recognition, are relying on the electrical operations. However, in the future all-optical networks, all-optical signal processing is required to overcome speed limitation of electronics, enhance energy efficiency and improve transparency by omitting redundant optical-to-electrical (O/E) and electrical-to-optical (E/O) conversions. A wide range of researches have been conducted on the optical digital logic gates (e.g. AND, OR, NOT and XOR) and optical logic operation modules (e.g. counters, adders, subtracters and shift registers) to achieve the all-optical signal processing [11–[3]]

In particular, several all-optical half-adder and half-subtracter schemes have been proposed. Both half-adder and half-subtracter can be used in the arithmetic-logic unit, encryption and decryption of secure networks and optical packet checksum calculation [4]. Besides, half-subtracter can be applied to TTL decrementing, routing loop control and dual-direction binary counters [5]. These proposed schemes are mainly realized by means of semiconductor optical amplifier (SOA) and periodically poled lithium niobate waveguide (PPLN) based circuits, thanks to the advantages of SOA and

Manuscript received March 13, 2012; revised October 29, 2012; accepted November 13, 2012. Date of publication November 29, 2012; date of current version December 20, 2012. The work of B. Dai was supported by an Internship Research Fellowship awarded by NICT.

- B. Dai and X. Wang are with the School of Engineering and Physical Sciences, Heriot-Watt University, Edinburgh EH14 1AS, U.K. (e-mail:lionel.dai@gmail.com; x.wang@hw.ac.uk).
- S. Shimizu and N. Wada are with the National Institute of Information and Communications Technology, Tokyo 184-0015, Japan (e-mail: sshimizu@nict.go.jp), wada@nict.go.jp).

Color versions of one or more of the figures in this letter are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/LPT.2012.2228847

PPLN in the aspects of high nonlinearity, strong compactness and wide wavelength window. Two cascaded SOA based interferometers are applied for the constitution of a 10 Gbit/s half-adder without any assist light [6]; a half-adder using an SOA and a PPLN is demonstrated at the repetition rate of 5 Gbit/s for the simplified structure [7]; a 10 Gbit/s half-adder is realized by employing cross-gain modulation (XGM) in the four SOAs [8]; a 40 Gbit/s simultaneous half-adder and half-subtracter scheme is simulated based on the cascaded sum and difference frequency generation (SFG + DFG) using only one PPLN waveguide [9]; a 5 bit/s simultaneous half-addition and half-subtraction is demonstrated by using two parallel SOAs and a PPLN waveguide [4].

The optimization of an optical logic operation circuit design needs to take into consideration the number of active devices used, the power consumed, the number of assist light sources needed, the number of functions realized, the operation speed achieved as well as the signal quality obtained. In this letter, we propose and demonstrate simultaneous half-addition and half-subtraction at the data rate of 10 Gbit/s by using only two SOAs without any assist light. Compared to the current electrical operations, this all-optical scheme can provide transparency in the optical networks.

II. OPERATION PRINCIPLE

A half-adder adds two one-bit binary numbers (A and B) and outputs a sum of these two bits and a carry. In the halfaddition module, an AND gate and an exclusive-OR (XOR) gate are implemented, whose outputs are corresponding to the carry and the sum, as listed in Table I. The XOR gate results in the value of logic '1' if exactly one of the inputs equals to logic '1', which can be expressed as $A\overline{B} + \overline{A}B$. A halfsubtracter performs the function of subtraction for two bits. It has two inputs, which are minuend and subtrahend, and two outputs, difference and borrow. The output of difference functions as the XOR gate. Borrow outputs logic '1' only when minuend is logic '0' and subtrahend is logic '1', i.e. (0-1=1). The logic function of the borrow can be represented as $A\overline{B}$ or AB, depending on whether A is minuend or subtrahend. Therefore, there are four logic functions, AND (AB), XOR $(A \oplus B)$, $A\overline{B}$ and $\overline{A}B$, in the half-adder and half-subtracter modules, among which XOR function is a combination of $A\overline{B}$ and $\overline{A}B$ $(A \oplus B = A\overline{B} + \overline{A}B)$.

The operation principle of the proposed scheme is illustrated in Fig. 1. Two input signals (A and B) in OOK format are

Input Signal		Halfer-Adder		Half-Subtracter		
A	В	Carry	Sum	Borrow A-B	Borrow B-A	Difference
0	0	0	0	0	0	0
0	1	0	1	1	0	1
1	0	0	1	0	1	1
1	1	1	0	0	0	0
Logic Function		AB AND	$A \bigoplus B$ XOR	$\overline{A}B$	$A\overline{B}$	$A \bigoplus B$ XOR

 $\label{eq:TABLE} TABLE\ I$ Truth Table of Half-Adder and Half-Subtracter

centered at two different wavelengths (λ_A and λ_B). The two signals have different powers. Signal A has lower power, acting as probe, and signal B has higher power, acting as pump. The optical pulses of the two signals temporally overlapped to each other and are injected into the SOA synchronously. The operation is based on XGM and four-wave mixing (FWM) in the SOA. When both data bits of signal A and signal B are logic '1's, the SOA is saturated by the high-intensity pulse of signal B, due to the carrier depletion, and XGM effect occurs. The low-intensity pulse of signal A is suppressed and there is no output at the wavelength of λ_A . In addition, FWM effect occurs with the coexistence of both pulses of signal A and signal B and a new signal is generated at λ_{FWM} (λ_{FWM} $2\lambda_A - \lambda_B$), which realizes the function of AB. If the data bit of signal A is logic '1' and the data bit of signal B is logic '0', the low-intensity pulse of signal A is amplified and output at the wavelength of λ_A , where the function of $A\overline{B}$ is achieved. With the same setup but reversed roles of the two signals, the function of AB can be obtained at the wavelength of λ_B . Finally, the function of $A \oplus B$ can be easily attained through the combination of both AB and AB by a power coupler.

III. EXPERIMENTAL DEMONSTRATION AND DISCUSSION

Fig. 2 shows the experiment setup of the proposed half-adder and half-subtracter. Two mode-locked laser diodes (MLLD) are used to produce two 2.6 ps (FWHM) Gaussian shaped optical pulse trains at 1547 nm (signal A) and 1553 nm (signal B). The pulse trains are modulated by two intensity modulators with 10 Gbit/s $2^{15}-1$ PRBS data and data, separately. In one branch, a 20 m SMF is added after the modulation to mismatch the data pattern between the two branches. Then, the two modulated pulse trains are combined for the amplification.

After that, a 1×4 coupler is used to split the signal into four branches. In these four branches, four 2 nm bandpass filters (BPF), two tunable optical delay lines and four attenuators are used to extract the target data, align the time difference and control the powers. The signals in the first two branches are coupled into SOA 1 after optimized polarization control. The average power of signal A is attenuated to -7.52 dBm (peak power of 8.33 dBm), while signal B has the average power of 1.67 dBm (peak power of 17.52 dBm), which is used as a pump signal. XGM, which is insensitive to polarization, occurs with the existence of signal B and the function of $A\overline{B}$ is achieved, which is extracted by a 0.6 nm BPF centered




Fig. 1. Operation principle of the proposed scheme.




Fig. 2. Experiment setup of 10 Gbit/s half-adder and half-subtracter.




Fig. 3. (a) and (b) Input and output spectra, measured before and after SOA 1 and 2. (Resolution: 0.01 nm.)

at 1547 nm. The output spectrum before filtering is shown in Fig. 3(a).

The signals in the other two branches are coupled into SOA 2 after the individual polarization control, since the generation of FWM in the SOA is polarization dependent. The average powers of signal A and signal B are adjusted to 4.28 dBm and -5.31 dBm (peak powers of 20.13 dBm and 10.53 dBm), respectively. In this case, signal A is used as a pump signal and the function of $\overline{A}B$ is filtered out by a 0.6 nm BPF at 1553 nm. Besides, a new signal is generated when both input signals are '1', i.e. AB, resulted from the FWM effect in SOA 2. Since the wavelengths of the input signals are red-shifted, due to self-phase modulation (SPM) and XGM effects in the SOA, the signal of AB is extracted at 1542.5 nm by a 2 nm BPF. The output spectra of $\overline{A}B$ and AB before filtering are shown in Fig. 3(b). After balancing the power by an optical attenuator and aligning the time by an optical delay line, the signals of $A\overline{B}$ and $\overline{A}B$ are combined by a 3 dB coupler to produce the function of $A \oplus B$. The average




Fig. 4. Waveforms of (a) and (b) input signals and (c)–(f) output signals. (g)–(l) Corresponding eye diagrams. (Output signals are measured at point ξ .)

powers of $A\overline{B}$, $\overline{A}B$, AB and $A \oplus B$ at points α , δ , β and γ are -15.93, -14.02, -17.56 and -15.31 dBm, respectively. In the experiment, SOA 1 and SOA 2 are biased at 389 mA and 423 mA and their 10–90% gain recovery time are about 25 ps and 30 ps, respectively. The data rate is limited by SOA 2. To achieve a higher data rate and guarantee a good performance, we appeal to use SOAs with fast gain recovery.

It is worthy noting that there is a tradeoff in choosing the wavelength separation of the two input signals. A large separation can avoid beat noise in the output of sum and difference, where the signals at two different wavelengths exist. However, a large wavelength separation leads to a low conversion efficiency of FWM. Therefore, a compromise should be taken under the consideration of above facts. In the experiment, the wavelengths (1547 nm and 1553 nm) of the input signals are selected for the optimized performance. To meet the requirements of applications and realize wavelength transparency, wavelength conversions may be needed for the input and output signals.

Fig. 4 shows waveforms and eye diagrams of the input signals A and B and the output signals of borrows, difference, sum and carry. The output signals are measured at point ξ . The binary data are labeled above the waveforms. In the borrow, there is an output pulse only when the data bit of signal A is logic '1' and the data bit of signal B is logic '0' for the case of A-B, and vice versa. The outputs of sum and difference are corresponding to the logic function of $A \oplus B$, where either the data bit of signal A or the data bit of signal B is logic '1'. Additionally, the carry is achieved when both input signals A and B are logic '1'. Open and clear eye diagrams are obtained for all outputs. Based on the experimental observation, the qualities of the input signals have small influence on the XGM outputs but affect the FWM output significantly. In the experiment, the extinction ratios (ERs) of the output signals are all larger than 14 dB.

BER performance is depicted in Fig. 5. Error-free operations are all achieved. Compared to the original signal A and B,




Fig. 5. BER performances for the input and output signals.

which are measured directly after the intensity modulations, the outputs of borrows $(A\overline{B} \text{ and } \overline{A}B)$ show about 1.5 dB power penalty at BER of 10^{-9} . The function of $A \oplus B$ for sum and difference exhibits a 2 dB power penalty. In addition, the output of carry has a power penalty of about 1.8 dB.

IV. CONCLUSION

In conclusion, we have proposed and demonstrated an alloptical half-addition and half-subtraction of two 10 Gbit/s RZ-OOK signals with the pattern length of 2¹⁵–1 simultaneously in the same setup. Only two SOAs are employed and no assist light source is needed. Error-free operations are all achieved. Due to the multi-functions and the use of integrable components, the proposed scheme has the potential to be applied for the future optical systems, such as arithmetic logic unit and encryption/decryption device.

ACKNOWLEDGMENT

The authors would like to thank the anonymous reviewers for their valuable comments and suggestions.

REFERENCES

- [1] J. Qiu, K. Sun, M. Rochette, and L. R. Chen, "Reconfigurable all-optical multi-logic gate (XOR, AND, and OR) based on cross-phase modulation in a highly nonlinear fiber," *IEEE Photon. Technol. Lett.*, vol. 22, no. 16, pp. 1199–1201, Aug. 15, 2010.
- [2] J. Wang, G. Meloni, G. Berrettini, L. Potì, and A. Bogoni, "All-optical binary counter based on semiconductor optical amplifiers," *Opt. Lett.*, vol. 34, no. 22, pp. 3517–3519, 2009.
- [3] B. Tian, W. V. Etten, and W. Beuwer, "Ultrafast all-optical shift register and its perspective application for optical fast packet switching," *IEEE J. Sel. Topics Quantum Electron.*, vol. 8, no. 3, pp. 722–728, May/Jun. 2002.
- [4] J. E. McGeehan, S. Kumar, and A. E. Willner, "Simultaneous optical digital half-subtraction and -addition using SOAs and a PPLN waveguide," Opt. Express, vol. 15, no. 9, pp. 5543–5549, 2007.
- [5] J. E. McGeehan, et al., "All-optical decrementing of a packet's time-to-live (TTL) field and subsequent dropping of a zero-TTL packet," J. Lightw. Technol., vol. 21, no. 11, pp. 2746–2752, Nov. 2003.
- [6] D. Tsiokos, et al., "10-Gb/s all-optical half-adder with interferometric SOA gates," IEEE Photon. Technol. Lett., vol. 16, no. 1, pp. 284–286, Jan. 2004.
- [7] S. Kumar, A. E. Willner, D. Gurkan, K. R. Parameswaran, and M. M. Fejer, "All-optical half adder using an SOA and a PPLN waveguide for signal processing in optical networks," *Opt. Express*, vol. 14, no. 22, pp. 10255–10260, 2006.
- [8] S. H. Kim, et al., "All-optical half adder using cross gain modulation in semiconductor optical amplifiers," Opt. Express, vol. 14, no. 22, pp. 10693–10698, 2006.
- [9] J. Wang, J. Sun, and Q. Sun, "Single-PPLN-based simultaneous half adder, half-subtracter, and OR logic gate: Proposal and simulation," Opt. Express, vol. 15, no. 4, pp. 1690–1699, 2007.