Simultaneous Switching Noise Suppression for High Speed Systems Using Embedded Decoupling

Joseph M. Hobbs*, Hitesh Windlass, Venky Sundaram, Sungjun Chun, George E. White,

Madhavan Swaminathan, Rao R. Tummala

Packaging Research Center

Georgia Institute of Technology 813 Ferst Drive NW, Atlanta, GA 30332-0560

*Delphi Automotive Systems Fellow

Delphi Packard Electric Systems

Jeiphi Packard Electric Syste

4551 Research Parkway

Warren, Ohio 44483

Tel: 404-385-0730 Fax: 404-894-3842 Email: gte400k@prism.gatech.edu

Abstract

High performance computing systems are driving towards higher clock speeds, more switching circuits, and lower operating voltages. Simultaneous switching noise (SSN) will greatly affect signal integrity in such complex future mixed signal systems. It has been reported that in addition to inductance effects, power plane bounce also becomes a critical factor for packages containing many power and ground vias in parallel. Discrete surface mount capacitors are currently being used by designers to suppress noise. As part of the System on a Package (SOP) concept being developed at the Packaging Research Center (PRC), Georgia Tech, a test vehicle to demonstrate the suppression of SSN using embedded decoupling capacitors is being implemented. This test vehicle uses thin film sequential buildup technology on a low-cost platform incorporating organic polymer-ceramic nanocomposite dielectrics. The design rules for the test vehicle were developed using SOP substrate materials and processes; furthermore, Ansoft along with Matlab were used to model the microstrip transmission lines. The layout was done using Cadence Advanced Package Designer (APD) and output into Gerber format for fabrication. The current test vehicle uses a 300 mm x 300 mm high T_g FR-5 base substrate with four metal layers on each side. Photoimageable epoxy drv films of 25 µm and 75 µm thickness were used as the low k (3.4 - 3.9) sequential build-up dielectric. A novel photoimageable polymer ceramic nanocomposite material developed at the PRC was used for the high k (25 - 50) thin films. Low cost materials and large area processes were used for the substrate fabrication including dry film printed wiring board (PWB) photoresists, vacuum lamination and spin/meniscus coating for dielectric deposition, full-field UV lithography, and electroless and electrolytic copper metallization. Simulations confirm that the SSN will be suppressed by a factor of ten when using the high k material as the capacitor dielectric. This paper presents the design, fabrication and validation of embedded decoupling for SOP technology.

Need for Simultaneous Switching Noise (SSN) Suppression

Today's microprocessors and application specific integrated circuits (ASICs) have hundreds of IOs that switch within one cycle time. The problem occurs when the noise produced by all of these simultaneously switching circuits approaches the noise tolerance of a static CMOS circuit, causing degradation in the signal integrity [1]. From the NTRS roadmap in Table 1, it can be seen that by 2006, the minimum logic will be 1.2 volts with I/O frequencies at 2075 MHz. These two factors illustrate how critical it has become to understand and minimize SSN. Furthermore, the SSN issue has shifted from an inductance problem to a power bounce problem because electronic packaging has progressed from traditional lead frame packages to packages that have power and ground planes [2].

A collaborative study by Sun Microsystems and Georgia

Table 1: 1999 NTRS IC Roadmap

| Yr. Of First Product Shipment | | 2001 | 2003 | 2006 | 2009 | 2012 |
|--|--------------------|------|------|------|-------|-------|
| Feature size(nm) | | 150 | 130 | 100 | 70 | 50 |
| Pow er dissipation (w atts) (High-perf.) | | 108 | 129 | 160 | 170 | 174 |
| | (cost-perf.) | 61 | 75 | 96 | 104 | 109 |
| Minimum logic V _{dd} (volts) | | 1.5 | 1.5 | 1.2 | 0.9 | 0.6 |
| Chip current (amperes) (High -perf.) (a) | | 72 | 86 | 133 | 189 | 290 |
| | (Cost -perf) (a) | 40.7 | 50 | 80 | 116 | 182 |
| I/O Frequency | (High perf.) (MHz) | 1570 | 1770 | 2075 | 2570 | 3080 |
| | (Cost perf.) (MHz) | 730 | 930 | 1100 | 1470 | 1830 |
| dl/dt (ampheres/ns) | (High-perf) (b) | 452 | 609 | 1104 | 1943 | 3573 |
| | (Cost perf.) (b) | 119 | 186 | 352 | 682 | 1332 |
| L(equivalent)(pH) | (High-perf.) (c) | 0.33 | 0.25 | 0.11 | 0.046 | 0.017 |
| | (Cost-perf.) (c) | 1.3 | 0.81 | 0.34 | 0.13 | 0.045 |
| C _{DECOUPLING} (nF) | (High-perf.) (d) | 275 | 292 | 482 | 735 | 1412 |
| | (Cost-perf.) (d) | 334 | 323 | 545 | 786 | 1489 |

Tech Packaging Research Center (PRC) explored the fundamental understanding of factors influencing SSN [3]. Figure 1 is an illustration of the test vehicle that was designed



Figure 1: Schematic of the Sun SSN Test Vehicle

as part of this investigation. Extensive modeling was done in order to better predict the noise generated on the power planes. Such modeling has enabled the formulation and modeling of proposed solutions for SSN suppression.

New Approaches to SSN Reduction

The System-on-a-Package (SOP) vision proposed by the Packaging Research Center (PRC) is a highly integrated systems packaging solution, and this paradigm empowers future electronics packaging technologies, their design environments, and system integrators. SOP technology development at the PRC is based on low-cost, thin film sequential build up substrates containing fine lines and spaces and microvias. Unique attributes of this technology include the ability to integrate thin and thick film passive components into the substrate, thus enabling very efficient decoupling, filtering, and termination.

The test vehicle in Figure 1 has been redesigned for SOP technology implementation and a cross-section is shown in Figure 2. The test vehicle in Figure 1 and most other conventional approaches have typically utilize surface mount decoupling capacitors to supress SSN. However, the SOP test vehicle was designed using embedded decoupling in the substrate to allow for improved performance over standard PWB technology. The enhancement in decoupling is due to



Figure 2: Cross-section of the SOP SSN Test Vehicle

the location of the capacitors extermely close to the chip-topackage interconnects compared to SMT components.

For a buried parallel plate capacitor structure, capacitance can be defined by the following equation:

$$C = \frac{\varepsilon A}{d}$$

where \mathcal{E} is the dielectric constant of the material, A is the effective surface area of the capacitor, and d is the thickness of the dielectric layer. Higher dielectric constant and thinner dielectric layers will help to increase the overall capacitance. These two factors were the main objectives of the test vehicle design. The sequential build-up process used in SOP and other high density substrates incorporates thin dielectric layers through spin/meniscus coating of liquid polymers, or vacuum

lamination of dry film dielectrics [4]. The immediate impact of this process on the substrate thickness is easily seen by comparing Figure 1 and Figure 2. Layers as thin as 10 μ m can be obtained with this process, as compared to 100 μ m innerlayers in conventional PWBs. High dielectric constant nanocomposite materials have been developed at the PRC by blending low k polymers with high k ceramic fillers [5]. A dielectric constant in the range of 30 – 45 can be achieved for a layer thickness of between 10 – 15 microns. Simulation has confirmed that the SSN can be expected to be up to 10 times less than that measured and simulated in standard PWB.

Simulation Results

The thin film SOP structures were simulated using an equivalent circuit model [3] that is based on waveguide theory for the planes where the circuit characteristics in the vicinity of a resonant frequency can be expressed in terms of C, L and G parameters. Since the planes act as cavity resonators, the capacitor 'C' is used for storage of electric energy and the inductor 'L' for storage of magnetic energy, whereby at the resonant frequency, there is an exchange of energy between the two elements. The conductance 'G' is used to account for the losses in the circuit. Thus the equivalent circuit can model the plane-pair as a waveguide coupled to the various natural modes of the resonator through transformers. The equivalent



Figure 3: Equivalent Circuit Simulation of Standard PWB, Low k SOP, and High k SOP Structures.

circuits were constructed for three structures, i.e. the structure with standard PWB technology, the SOP structure with low k

Table 2: Peak-to-Peak Noise Comparison.

| | Peak-to-Peak Noise | |
|------------------|--------------------|------------------|
| <u>Substrate</u> | <u>(Volts)</u> | Reduction |
| Standard PWB | 1.84 | 1X |
| Low k SOP | 0.26 | 7X |
| High k SOP | 0.08 | 23X |

dielectric, and the SOP structure with a combination of high and low k dielectric materials. Figure 3 is the SPICE result of the equivalent circuit simulation for the three structures.

As shown in Figure 3, the switching noise has reduced significantly for the SOP structures compared to the structure with standard PWB technology. Table 2 summarizes the differences in the peaak-to-peak noise for each substrate.

Test Vehicle Design

The test vehicle was designed based on the printed circuit board test vehicle discussed earlier and shown in Figure 1 [3]. The design process began with the simulation of microstrip lines in Ansoft. This was done to determine the line widths and dielectric thicknesses necessary to achieve the desired 22 Ω and 50 Ω characteristic impedances for the transmission lines. The values were then verified using a MATLAB simulation.

Figure 4 is a plot of the characteristic impedance vs. the dielectric thickness for the 50 Ω lines. For this simulation, the line width was limited by the process and the impedance was



Figure 4: MATLAB Simulation of a 50Ω Transmission Line

fixed; therefore, the simulation was done to find the required dielectric thickness. The result was a dielectric thickness of about 2.5 mils (62.5 μ m). Figure 5 is a result of the simulation that was done for the 22 Ω transmission lines. In this case, 22 Ω was required to maximize the current through the transmission lines for amplifying the power supply noise. Also, the minimum available dry film thickness was 1 mil (25 μ m). From the simulation the resulting line width was found to be 8 mils (200 μ m).

The next step in the design process was to determine the design rules and the cross-section for the metal layer build-up. The board was designed to be double sided with four metal layers on each side of the FR-4 substrate. A minimum of four metal layers was needed to duplicate the PWB design, but eight were used to minimize warpage and other effects from a single sided process. Figure 2 illustrates a cross sectional



gure 5: MAILAB Simulation of a 22

view of the test vehicle. The parallel plate decoupling capacitor was formed by using the VDD and ground planes with a dielectric layer sandwiched between them.

Once the cross-section and the design rules were finalized, Cadence Advanced Package Designer (APD) was used to do the circuit layout. A top view of the final design is illustrated in Figure 6. The design was converted to Gerber R274X format and artwork was plotted on Mylar films for substrate fabrication.



Figure 6: Top View of the Completed SOP SSN Test Vehicle Design in Cadence APD

Test Vehicle Fabrication

The SOP SSN test vehicle uses a rigid 300mm x 300mm FR-5 laminate substrate with double sided 9 μ m thick copper as the core. This material has a dielectric constant of 3.7 and loss tangent (D_f) of 0.010 at 1 GHz. A sequential build-up process was used to add three more wiring layers with microvia interconnects. A photoimageable epoxy dry film was used as the build-up dielectric and this material has a k of 3.19 and D_f of 0.026 at 1 GHz. The thickness of the interlayer dielectric is between 75 μ m and the copper metal thickness is nominally 8-10 μ m. Thin film capacitors (10-20 μ m thickness) in a parallel plate format were fabricated using a liquid

photoimageable epoxy dielectric with a k of 3.5 and Df of 0.020 at 1GHz. The thickness of the capacitor layer was between 10 and $20\mu m$.

The process sequence consisted of subtractive etch process for defining the first layer circuit traces. This was followed by lamination of the dry film epoxy dielectric. This process resulted in excellent planarization over the underlying circuitry. Microvias were created using UV contact lithography to form the layer to layer interconnects. The polymer was cured using a combination of UV and thermal treatments. The metallization process started with a standard permanganate based roughening process followed by seed electroless copper plating. The copper traces were built-up through a dry film photoresist using electrolytic pattern plating using an acid copper chemistry. Finally, the photoresist was stripped and the seed copper layer etched back using a mild microetch chemistry to complete the metallization. The next dielectric layer was then added and the process repeated to form a multilayer stack-up.

High Dielectric Constant Nanocomposites for Decoupling

Polymer-ceramic nanocomposite technology is a highly favorable low-cost option for embedded capacitors in organic laminates because of low processing temperatures (< 220° C) and elimination of expensive processing steps such as CVD, and sputter deposition. Nanocomposite dielectrics are dispersions of nano-sized particles (< 200 nm) in a polymeric phase. The cornerstone of this technology is the potential for defect free thin films (<2 µm) with a high packing density of the ceramic filler. High dielectric constant can be obtained by increasing the ceramic filler content in the polymer to greater than 50 vol. % and dielectric constants as high as 135 have been engineered [5].

The capacitor layer for the SOP SSN test vehicle was also fabricated using polymer ceramic nanocomposite dielectrics developed at the PRC The material formulation was an Epoxy-Lead Magnesium Niobate/Lead Titanate (PMNPT) composite material with 30-40 volume % of the high k ferroelectric ceramic fillers. This composite material has been used to demonstrate a k of 25-40. A 60-70 vol. % dispersion of PMNPT in PGMEA solvent was milled for 24 hours. Epoxy (Ciba LMB 7081) was added to make the ceramic content (relative to the polymer) 30-40 volume % in the suspension. The suspension was spin coated on the FR-5 substrates to obtain 10 µm thick nanocomposite films. UV contact lithography was used to define the capacitor structures and/or define microvia interconnects. The films were then cured at 160°C for 1-2 hours. Metallization of the high k films was similar to the standard build-up metallization described above, and the process parameters were optimized for the thin film composite material to obtain uniform copper plating and good metal to dielectric adhesion. Fabrication issues are discussed in more detail in the following section.

Process Issues in Test Vehicle Fabrication

The primary issues related to the integration of nanocomposite in the sequential buildup process of the SOP substrates are the photosensitivity of the composite and the electroless copper seeding of the composite top surface. The polymeric matrix of the nanocomposite is compatible with the interlayer dielectric epoxy. Hence, issues related to adhesion, and material compatibility are minimized.

It was found that the UV lithography parameters such as exposure dose and post bake time varied with the thickness of the film. The photosensitivity of the composite also varied with the amount and size of fillers in the film. The process conditions for via formation were optimized for the particular formulation and film thickness used in this study. The curing and other thermal excursions for the dielectric processing were then optimized based on a previous study on cure kinetics of photo epoxy thin films [6]. A surface view of a 15 mil (375 μ m) via fabricated in the high k dielectric film is shown in Figure 7.



Figure 7: Top View of a 15 mil Via Fabricated in High k Nanocomposite Film.

Figure 8 shows embedded capacitor structures fabricated using the nanocomposite dielectric.

The next major step in the process is the metallization of the capacitor dielectric. The metallization used for this study was a combination of chemical surface pre-treatment, electroless/chemical copper plating and electrolytic copper plating. The nanocomposite films provide additional challenges in the metallization process. Delamination of the composite film from the underlying copper was a common problem observed during the surface pre-treatment. It was found that the resistance of the film to the swell and etch treatment varied with the filler loading, thickness and the degree of cure of the nanocomposite film. The surface treatment was optimized and electroless copper metallization process was stabilized. A copper layer of about 1 µm thickness was deposited. The metal-to-polymer adhesion was tested prior to further processing. The circuit traces were plated to the target 10µm thickness using a standard electroplating process. A detailed investigation on the physical and chemical modifications of the surface and effect of the ceramic particles on the interaction of the surface treatment agents with the epoxy matrix has been reported [7].



Figure 8: Top View of Fabricated Capacitor Structures

Assembly and Testing

The low k version of the SOP test vehicle was fabricated and the surface mount parts were assembled using a solder reflow process. Figure 9 is a picture of the test coupon with assembled components and connectors. Electrical testing was performed using an LCR meter for opens/shorts testing and Time Domain Reflectometry (TDR) measurements. Initial tests from the test vehicle indicate that the multi-layer structures were functional, but the thin film capacitor layers had shorts because of process induced defects in the dielectric film. Additional process optimization will be done to address this problem in future test vehicle build cycles.

Future Work

Based on the process optimization for high and low k dielectrics, the test vehicle will be re-fabricated and tested. The measurements will be used to verify the simulation results and demonstrate SSN suppression. The next generation of the test vehicle will incorporate higher speed digital communication using higher dielectric nanocomposites and thinner capacitor layers for decoupling.

Conclusions

SSN is a significant roadblock to future high speed system design. Research must be done to better understand SSN and its effects on system performance. Careful circuit board design and testing must be done to capture these system level effects. Future designs must find a cost effective way of minimizing SSN without taking up real estate on the substrate.



Figure 9: Photograph of Fabricated and Assembled SOP SSN Test Coupon

The proposed SOP test vehicle addresses all of these issues by suppressing the SSN through embedded decoupling capacitors on an organic thin film substrate using high dielectric nanocomposite materials. Simulations have confirmed that up to about 20X reduction in SSN can be achieved. Increasing clock and switching speeds in future systems will require more effective noise suppression to ensure signal integrity.

Acknowledgments

The authors wish to thank Dr. Jegannathan Srinivasan for his time and effort in guiding this work. Thanks to Dr. Fuhan Liu for his invaluable advice and expertise in the processing of the substrates. They also wish to thank the many students that have helped with the process optimization, especially, Pranjal Shah and Sharath Mekala. Finally, a very special thanks to Circuit Technologies Inc. for their assistance in the substrate fabrication.

References

- Rao R. Tummala, Eugene J. Rymaszewski, Alan G. Klopfenstein, Microelectronics Packaging Handbook, Technology Drivers, Part I, Chapman & Hall (New York, 1997), pp. 235-237.
- Larry Smith, "Simultaneous Switching Noise and Power Plane Bounce for CMOS Technology", *IEEE 8th Topical Meeting on Electrical Performance of Electronic Packaging*, San Diego, CA, October, 1999, pp. 163-166.
- 3. Sungjun Chun, Madhavan Swaminathan, Larry D. Smith, Jegannathan Srinivasan, Zhang Jin, Mahadevan K. Iyer, "Modeling of Simultaneous Switching Noise in High Speed Systems", To be published in *IEEE Transactions* on Components, Packaging, and Manufacturing Technology, May 2001.
- A. Krauss, and E. Kamen, "Meniscus Coating for Electronic Packaging", Advanced Packaging, Vol. 6, No. 4, May 1998.
- H. Windlass, "Development and Integration of Thin Film Polymer Ceramic Nanocomposite Capacitor Dielectrics in SOP", Masters Thesis, school of Materials Science and Eng., Georgia Institute of Technology, Atlanta GA, October 2000.
- R. C. Dunne, S. Sitaraman, S. Luo, Y. Rao, C. P. Wong, W. E. Estes, C. G. Gonzalez, J. C. Coburn and M. Periyasamy, "Investigation of the curing behavior of a Novel Epoxy Photo-Dielectric Dry Film (VialuxTM 81) For High Density Interconnect Applications", *Journal of Applied Polymer Science*, Vol. 78, 2000, 430-437.
- P. M. Raj, H. Windlass, K. Shinotani, S. Bhattacharya, V. Sundaram and R. Tummala, "Delamination Issues in Integration of Highly Filled Polymer-Ceramic Nanocomposite Films on MCM L Compatible Substrates", *Proceedings of 50th ECTC*, 2000, 1538.