# Letters

# Single-Stage Switched-Capacitor Module (S<sup>3</sup>CM) Topology for Cascaded Multilevel Inverter

Sze Sing Lee <sup>(1)</sup>, *Member, IEEE* 

Abstract—A two-stage switched-capacitor based multilevel inverter possesses a drawback such that switches in the second stage (i.e., H-bridge) endure higher voltage stress. To resolve this problem, this letter proposes a single-stage switched-capacitor module (S³CM) topology for cascaded multilevel inverter, which ensures the peak inverse voltage across all the switches within the dc source voltage. A total of nine voltage levels can be generated with only one dc source and two incorporated capacitors. Hence, the number of isolated dc sources is significantly reduced compared to a cascaded H-bridge. In addition, voltage boosting gain of two is achieved. A comparative analysis of the recent topology reveals that the proposed S³CM topology achieves switch count reduction. The operation of the proposed topology is validated through circuit analysis followed by simulation and experimental results of a single-module (9-level) prototype.

 $\label{localization} \emph{Index} \quad \emph{Terms} - Cascaded \quad multilevel \quad inverter \quad (MLI), \quad single-stage \\ switched-capacitor \quad module \ (S^3CM).$ 

## I. INTRODUCTION

ASCADED H-Bridge (CHB) multilevel inverter (MLI) is ubiquitous in high-voltage applications due to its inherent modularity [1]. Alternatively, there are recent attempts to replace the H-bridge by establishing module topologies, which are capable of generating more voltage levels with reduced switch count [2].

Among the various module topologies, an envelope type of module presented in [3] utilizes a combination of a T-type inverter and some additional switches to control four unequal dc sources. On the other hand, Samadaei *et al.* [4] demonstrated a square T-type module comprising of two back-to-back-connected T-type inverters, which are able to produce 17 levels with only 12 switches and four unequal dc sources. Similar concept with further switch count reduction is proposed in [5] and [6]. Nonetheless, unlike the CHB where the peak inverse voltage (PIV) of all the switches is restricted within one level (one dc source), these newly established module topologies entail some of their switches to block voltage greater than one level (sum of all the dc sources) during the OFF state, thus rendering them less appropriate for high-voltage applications. Despite the fact that multiple series-connected switches can be implemented to cater for PIV greater than one level, they will essentially forfeit their merit of switch count reduction compared to the H-bridge.

Switched-capacitor-based topology is another promising compact module, which is gaining popularity in the recent years, mainly attributed to its voltage boosting capability, which has made the reduction

Manuscript received January 11, 2018; revised January 30, 2018; accepted February 9, 2018. Date of publication February 13, 2018; date of current version July 15, 2018.

The author is with the University of Southampton Malaysia Campus, Johor Bahru 79200, Malaysia (e-mail: szesinglee@gmail.com).

Color versions of one or more of the figures in this letter are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TPEL.2018.2805685




Fig. 1. Switched-capacitor module (SCM) topology presented in [9].




Fig. 2. Proposed single-stage switched-capacitor module ( ${\rm S}^3{\rm CM}$ ) topology for the cascaded MLI.

in the number of dc sources possible [7], [8]. An innovative switched-capacitor module (SCM) topology recently reported in [9] is capable of generating up to nine voltage levels with a single dc source. Voltage boosting is validated with the achievement of its maximum voltage level twice of the input dc source. Capacitor voltage balancing is not a concern since two capacitors are integrated such that their average voltage is equal during operation.

It is worth mentioning that the SCM in [9] is a two-stage topology consisting of a switched-capacitor circuit and an H-bridge, as illustrated in Fig. 1. Switches in the H-bridge (second stage) have to withstand voltage twice of the input dc source. In case it is used for high-voltage applications, two series-connected switches are required for S7–S10 and S5 to ensure the PIV of all switches does not exceed dc source voltage ( $V_{\rm dc}$ ). In this instance, each SCM comprises of a diode and a total switch count of 15.

The initiative of this work is to establish an alternative topology, termed single-stage switched-capacitor module (S³CM), which resolved the drawbacks shown in Fig. 1, while at the same time retaining all its benefits. The PIV of all the switches in the proposed S³CM is within the dc source voltage  $V_{\rm dc}$ . The letter is organized as follows. Section II presents the proposed module topology for the cascaded MLI and the comparative analysis against Fig. 1 and the CHBMLI, Section III




Fig. 3. Switching states of the proposed S<sup>3</sup>CM topology.

discusses the simulation and experimental results of a prototype, and finally, Section IV draws the conclusion.

# II. PROPOSED S<sup>3</sup>CM TOPOLOGY

The proposed S<sup>3</sup>CM topology is able to generate up to nine voltage levels. It is constituted by twelve switches, two capacitors, and only one dc source, as depicted in Fig. 2. The number of levels and output voltage can be further increased by cascading multiple (N) modules. It is worth emphasizing that the PIV of all the switches in the proposed S<sup>3</sup>CM topology is equivalent to  $V_{\rm dc}$ , with the exception of two switches, i.e., S9 and S10, which block only half of  $V_{\rm dc}$ . With merely low voltage rating switches, it can accomplish output voltage up to twice  $V_{\rm dc}$ . On that account, it does not require series-connected switches when high-voltage applications are considered.

Detailed circuit analysis concerning switching states of the proposed module topology is illustrated in Fig. 3. A comparative analysis among the cascaded MLI with the proposed S<sup>3</sup>CM, the SCM topology [9], and the H-bridge is conducted in Fig. 4. For a fair comparison, voltage stress of all the switches in these topologies is kept within  $V_{\rm dc}$ . Therefore, two series-connected switches must be considered for S5 and S7–S10 for the SCM topology in [9] (see Fig. 1).

With the CHB as a benchmark, the cascaded MLI using both the SCM topology in [9] and the proposed S<sup>3</sup>CM topology illustrate less number of switches for a given voltage level, with the latter resulting in more switch count reduction. Besides, both topologies demonstrate the same number of dc sources, which is also significantly less than the CHB for all voltage levels. It is also worth emphasizing that the CHB and the proposed S<sup>3</sup>CM topology require no diode in their circuitry,




Fig. 4. Comparative analysis for the cascaded MLI using the proposed S<sup>3</sup>CM, SCM [9] (see Fig. 1) and H-bridge.

while *N* diodes are mandatory in the SCM topology [9]. All equations related to the compared modules for the cascaded MLI are summarized in Table I.

Some detailed comparisons between the proposed S<sup>3</sup>CM topology and the SCM topology in [9] are depicted in Fig. 5. It is worth emphasizing that the switching sequences of the capacitors in the S<sup>3</sup>CM are identical to those in [9].  $C_1$  discharges for a longer period during the positive half-cycle, while  $C_2$  discharges for a longer period in the negative half-cycle. Nonetheless, they have equal discharging periods when symmetrical ac voltage is under consideration. This implies their equal average voltage, as similar to [9].

The number of conducting semiconductor devices and the number of switching transitions between both topologies are also considered for power conversion efficiency comparison purpose. Considering PIV for all switches is within  $V_{\rm dc}$ , the proposed S<sup>3</sup>CM has less conducting

TABLE I EQUATIONS FOR THE CASCADED MLI USING DIFFERENT MODULES WITH ALL SWITCHES PIV WITHIN THE DC SOURCE  $V_{
m DC}$ 

	Proposed S <sup>3</sup> CM	SCM in [9]	H-bridge
Levels	8N + 1	8N + 1	2N + 1
Switches	12 <i>N</i>	15N	4N
Diodes	_	N	_
DC sources	N	N	N
Capacitors	2N	2N	_
Voltage gain	2	2	1

N = number of cascaded modules/H-bridges.

Voltage gain = ratio of the maximum voltage level to the sum of all dc sources.




Fig. 5. Comparisons between the proposed S<sup>3</sup>CM and the SCM in [9].




Fig. 6. Simulated steady-state waveforms for a single S<sup>3</sup>CM (9-level).

switches for  $1.5\,V_{\rm dc}$ ,  $2\,V_{\rm dc}$ ,  $-1.5\,V_{\rm dc}$ , and  $-2\,V_{\rm dc}$ , indicating its lower conduction loss. Besides, it also presents less number of switch/diode commutations for all voltage level transitions, except when the transition is between  $V_{\rm dc}$  and  $1.5\,V_{\rm dc}$ . Its two zero states introduce more switching transitions when the output voltage is 0 V. The proposed S³CM topology exhibits a total of 56 switching transitions over one fundamental cycle, as opposed to a total of 88 switching transitions in the SCM topology [9], which signifies its advantage of lower switching loss.

# III. SIMULATION AND EXPERIMENTAL RESULTS

Simulations were conducted for both the steady-state and dynamic conditions. Fig. 6 shows the output voltage, load current, and capacitors voltage for N=1. Seven voltage levels are clearly seen with both capacitors voltages balanced averagely about 100 V. Unequal capacitances for  $C_1$  and  $C_2$  were then simulated considering 20% tol-




Fig. 7. Simulated capacitor voltage considering 20% tolerances in capacitance.




Fig. 8. Simulated waveforms for step load change.




Fig. 9. Simulated waveforms with sinusoidal pulse width modulation (SPWM) for (a) purely resistive load and (b) resistive—inductive load.

erances in each capacitor. Result depicted in Fig. 7 demonstrates that both the capacitor voltages are still oscillating around 100 V albeit the different peak-to-peak magnitude. The voltage ripple across  $C_1$  is smaller than that across  $C_2$  due to its higher capacitance. A step load change was also conducted with load current increased to twice its original magnitude. Findings from Fig. 8 show that the capacitors voltages are slightly unbalanced after the step load change and gradually stabilize at 100 V, which once again confirms its capacitor voltage balancing ability during operation.

Sinusoidal pulse width modulation, which is prevalently used in industrial applications, is employed to further verify the operation of the proposed S<sup>3</sup>CM. The corresponding simulation results under two different modulation indexes for the case of purely resistive load and resistive–inductive load are shown in Fig. 9(a) and (b), respectively. Three voltage levels, i.e.,  $0.5\,V_{\rm dc}$ , 0, and  $-0.5\,V_{\rm dc}$  are sufficient for generating low voltage at modulation index of 0.2, indicating the feasibility of a wide range modulation index in the proposed S<sup>3</sup>CM topology.

For further verification, an experimental prototype depicted in Fig. 10 has been tested. With limited resources, 14  $V_{\rm dc}$  source and resistive—




Fig. 10. Experimental prototype.




Fig. 11. Experimental and simulation waveforms of the proposed  $S^3CM$  topology (N=1,9-level) operated under resistive—inductive load.

inductive load with the power factor of 0.93 were considered. The efficiency recorded at 15.47 W is 80.61%. The experiment waveforms depicted in Fig. 11 show good agreement with the theoretical analysis, where nine voltage levels are clearly seen in the output voltage. The maximum voltage level is approximately 28 V, validating the voltage boosting capability of the proposed S³CM topology. Two capacitor voltages are balanced with their average voltage approximately 7 V, which is half of the dc source. Note that the simulation considers ideal capacitors ( $C_1$  and  $C_2$ ) without internal series resistance, their voltage waveforms, thus, show instant charging with approximately zero rise time as opposed to the slower rising time, as shown in the experiment. In both simulation and experimental waveforms, the longest discharging period for  $C_1$  and  $C_2$  takes place when the output voltage equals to

 $\{1.5 V_{dc}, 2 V_{dc}\}$  and  $\{-1.5 V_{dc}, -2 V_{dc}\}$ , respectively. Good agreement between experimental and simulation waveforms further confirms the validity of the proposed S<sup>3</sup>CM topology.

## IV. CONCLUSION

In this letter, a 9-level inverter module based on a single-stage switched-capacitor circuit is established for the cascaded MLI. The proposed S<sup>3</sup>CM topology requires only single dc source with a voltage boosting gain of two. Circuit analysis demonstrated that the voltage stress across all switches is within the dc source voltage. Therefore, it is capable of generating more levels and higher voltages up to twice the dc source by using switches with low voltage rating. Comparative analysis of the recent SCM topology and the H-bridge for the cascaded MLI validates its merits of reduced switch count as well as reduced dc source count. The performance of the proposed topology is convincingly validated via experiments, with all the results in good agreement with theoretical analysis. The improvements of the proposed S<sup>3</sup>CM topology made it an attractive alternative for high-voltage dc–ac power conversion systems.

#### REFERENCES

- [1] H. Akagi, "Multilevel converters: Fundamental circuits and systems," *Proc. IEEE*, vol. 105, no. 11, pp. 2048–2065, Nov. 2017.
- [2] K. K. Gupta, A. Ranjan, P. Bhatnagar, L. K. Sahu, and S. Jain, "Multilevel inverter topologies with reduced device count: A review," *IEEE Trans. Power Electron.*, vol. 31, no. 1, pp. 135–151, Jan. 2016.
- [3] E. Samadaei, S. A. Gholamian, A. Sheikholeslami, and J. Adabi, "An envelope type (E-type) module: Asymmetric multilevel inverters with reduced components," *IEEE Trans. Ind. Electron.*, vol. 63, no. 11, pp. 7148–7156, Nov. 2016.
- [4] E. Samadaei, A. Sheikholeslami, S.-A. Gholamian, and J. Adabi, "A square T-type (ST-type) module for asymmetrical multilevel inverters," *IEEE Trans. Power Electron.*, vol. 33, no. 2, pp. 987–996, Feb. 2018.
- [5] A. S. Alishah, S. H. Hosseini, E. Babaei, and M. Sabahi, "Optimal design of new cascaded switch-ladder multilevel inverter structure," *IEEE Trans. Ind. Electron.*, vol. 64, no. 3, pp. 2072–2080, Mar. 2017.
- [6] R. S. Alishah, S. H. Hosseini, E. Babaei, and M. Sabahi, "Optimization assessment of a new extended multilevel converter topology," *IEEE Trans. Ind. Electron.*, vol. 64, no. 6, pp. 4530–4538, Jun. 2017.
- [7] J. Liu, K. W. E. Cheng, and Y. Ye, "A cascaded multilevel inverter based on switched-capacitor for high-frequency ac power distribution system," *IEEE Trans. Power Electron.*, vol. 29, no. 8, pp. 4219–4230, Aug. 2014.
- [8] J. Liu, J. Wu, J. Zeng, and H. Guo, "A novel nine-level inverter employing one voltage source and reduced components as high-frequency ac power source," *IEEE Trans. Power Electron.*, vol. 32, no. 4, pp. 2939–2947, Apr. 2017.
- [9] R. Barzegarkhoo, M. Moradzadeh, E. Zamiri, H. M. Kojabadi, and F. Blaabjerg, "A new boost switched-capacitor multilevel converter with reduced circuit devices," *IEEE Trans. Power Electron.*, to be published.