

LETTER

Snapback-free base resistance controlled thyristor with floating N-region

Fei Hu^{1,2,3}, Limei Song^{1,2a)}, Zhengsheng Han^{1,2,3b)}, and Jiajun Luo^{1,2,3}

Abstract An analysis model of snapback voltage for the base resistance controlled thyristor (BRT) is developed in this paper. It's shown that, improving hole current flowing into P-base region is an important way to suppress snapback phenomenon during forward conducting state. Thus, a new BRT with a floating N-region in N-drift layer is proposed. In this new structure, the floating N-region introduces a hole potential barrier in parasitic PNP to prevent holes from being swept into cathode. Then, almost all of hole current flow into P-base to trigger latch-up effect and the parasitic PNP transistor is greatly suppressed. Thus, snapback is significantly suppressed. Numerical simulation results show that, when doping level and length of floating N-region are $8.0 \times 10^{15} \text{ cm}^{-3}$ and $5.0 \mu\text{m}$, snapback-free can be realized, and pulse discharge performance and turn on characteristics are greatly improved meanwhile the high blocking capability is maintained.

Keywords: base resistance controlled thyristor, floating N-region, snapback-free, turn-on

Classification: Power devices and circuits

1. Introduction

High voltage pulsed power technology [1, 2, 3, 4] has been widely used in industrial applications and military defense applications, such as food processing, medical treatment, environment protection and others [5, 6, 7, 8]. Over the past decades, solid-state power devices [9, 10, 11] have become the preferred choice of pulse switch in pulse modulators due to their high efficiency, long lifetime, light weight and low cost [12]. Among these devices, the base resistance controlled thyristor (BRT) [13, 14, 15, 16, 17, 18] attracted considerable attention because of its ultra-high current density, reduced forward voltage drop and double-diffusion process which compatible with IGBT [19, 20, 21]. However, snapback occurs during the transition from IGBT mode to thyristor mode, which may result in current hogging in multicell structures because of the non-uniform turn-on [22]. In [23, 24, 25, 26], self-aligned corrugated p-base is introduced into BRT, which




Fig. 1. Conventional BRT structure (left) and equivalent circuit (right).

increases resistance of P-base (R_{PB}) by lateral diffusion of boron. In this way, snapback phenomenon is effectively suppressed because the latching current of thyristor is decreased which determined by resistance R_{PB} [21]. In previous work [27], a N-type buried layer is adopted into BRT to improve the effective trigger current of thyristor, and significantly suppress snapback. But in this structure, snapback cannot be completely eliminated. In [28], BRT with semi-superjunction achieves snapback-free characteristics, reduced turn-off loss and better trade-off performance. But fabrication process of this structure is relatively difficult.

In this paper, an analysis model of snapback voltage (V_{SB}) is developed. Based on this model, improving hole current flowing into P-base region is an effective way to suppress snapback phenomenon. So a new BRT structure with floating N-region is proposed and investigated. Analyzed results show that, snapback-free can be realized, and pulse discharge performance and turn on characteristics are improved meanwhile maintaining the similar blocking capability.

2. Snapback analysis model

The cross section and equivalent circuit of conventional BRT are shown in Fig. 1. In BRT device, electron current (I_{MOS}) of surface NMOS flows into N-drift layer from N+ cathode, which serves as thyristor trigger current leading to strong injection of holes. The injected hole current (I_{PB}) flows into P-base region, and produces a voltage drop (V_{PB}) to trigger latch up effect. Part of hole current (I_{P+}) can also be directly swept into cathode by the reverse biased P+/N-

¹Institute of Microelectronics of Chinese Academy of Sciences, Beijing 100029, China

²University of Chinese Academy of Sciences, Beijing 100049, China

³Key Laboratory of Silicon Device Technology, Chinese Academy of Sciences, Beijing 100029, China

a) songlimei@ime.ac.cn

b) zshan@ime.ac.cn

DOI: 10.1587/elex.16.20190592

Received September 18, 2019

Accepted September 30, 2019

Publicized October 15, 2019

Copiedited November 12, 2019

drift junction of parasitic PNP transistor. BRT therefore operates in IGBT mode at low current. As the hole current increases, thyristor will be triggered to latch up when V_{PB} exceeds the built-in potential of PN junction (V_{bi}), which results in a suddenly drop of resistance. Then, snapback phenomenon occurs in forward conducting state.

The V_{PB} produced by injected hole current (I_{PB}) in P-base region is given by [21]

$$V_{PB} = I_{PB}R_{PB} = I_{PB}\rho_{PB}\frac{L_{PB}}{Z} \quad (1)$$

where Z , ρ_{PB} , L_{PB} are the length of cell in the orthogonal direction to cross section, the pinch sheet resistance and length of P-base region, respectively. The hole current (I_{PB}) flowing into P-base region is a part of collector current (I_{PNP}) of the wide base PNP transistor, which is amplified by β_{PNP} as the base drive current (I_{MOS}) of PNP. And thus, it's given by

$$I_{PB} = k_P I_{PNP} = k_P \beta_{PNP} I_{MOS} \quad (2)$$

where k_P is the ratio of hole current in P-base region to all of the collector current of PNP transistor.

For very small values of V_{DS} , the drain current of MOSFET can be written as [29]

$$I_{DS} = \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_T) V_{DS} \quad (3)$$

Then, considering the drift resistance (R_D) between NMOS and anode, thyristor trigger current (I_{MOS}) can be given by

$$I_{MOS} = \frac{V_{AK}}{\frac{L t_{ox}}{\mu_n \epsilon_{ox} Z (V_{GK} - V_{Tn})} + R_D} \quad (4)$$

where μ_n , ϵ_{ox} , t_{ox} , L , V_{Tn} are electron mobility in inversion layer, dielectric constant of oxidation, gate oxide thickness, channel length and threshold voltage of surface NMOS, respectively. Substituting Eq. (2) and (4) into Eq. (1), V_{PB} can be expressed as

$$V_{PB} = k_P \beta_{PNP} \rho_{PB} \frac{L_{PB}}{Z} \frac{V_{AK}}{\frac{L t_{ox}}{\mu_n \epsilon_{ox} Z (V_{GK} - V_{Tn})} + R_D} \quad (5)$$

The thyristor will be triggered to latch up when V_{PB} exceeds built-in potential (V_{bi}). And thus, the snapback voltage (V_{SB}) is given as

$$V_{SB} = \frac{Z V_{bi}}{k_P \beta_{PNP} \rho_{PB} L_{PB}} \times \left[R_D + \frac{L t_{ox}}{\mu_n \epsilon_{ox} Z (V_{GK} - V_{Tn})} \right] \quad (6)$$

From Eq. (6), it can be concluded that k_P and R_D are two important parameters to reduce the snapback voltage (V_{SB}). Obviously, R_D mainly relies on the doping level and thickness of N-drift layer, which are restricted by the breakdown voltage. Consequently, to suppress snapback phenomenon, it's very important to increase the proportion coefficient k_P .

In addition, due to the positive feedback in thyristor, BRT turn-on threshold voltage (V_{GT}) is much lower than the threshold voltage (V_{Tn}) of surface NMOS. In subthreshold region, the drain current of MOSFET is given by [30]

$$I_{MOS} = \mu_n \frac{Z}{L} \sqrt{\frac{\epsilon_{si} q N_A}{4 \psi_B}} \left(\frac{kT}{q} \right)^2 \times \left[1 - \exp\left(\frac{-q V_{DS}}{kT} \right) \right] \times \exp \frac{q(V_{GK} - V_{Tn})}{mkT} \quad (7)$$

$$m = 1 + \frac{t_{ox}}{\epsilon_{ox}} \sqrt{\frac{\epsilon_{si} q N_A}{4 \psi_B}} \quad (8)$$

where ϵ_{si} , ψ_B , N_A are dielectric constant of silicon, fermi potential and P-base doping level at NMOS region, respectively. Thus, substituting Eq. (2) and (7) into Eq. (1), V_{PB} is expressed as

$$V_{PB} = k_P \beta_{PNP} \rho_{PB} \frac{L_{PB}}{Z} I_{Tn} \exp \frac{q(V_{GK} - V_{Tn})}{mkT} \quad (9)$$

$$I_{Tn} = \mu_n \frac{Z}{L} \sqrt{\frac{\epsilon_{si} q N_A}{4 \psi_B}} \left(\frac{kT}{q} \right)^2 \left[1 - \exp\left(\frac{-q V_{DS}}{kT} \right) \right] \quad (10)$$

BRT will be turned on when V_{PB} exceeds V_{bi} , and then the turn-on threshold voltage (V_{GT}) can be expressed as

$$V_{GT} = V_{Tn} + \frac{mkT}{q} \ln \frac{Z V_{bi}}{k_P \beta_{PNP} \rho_{PB} L_{PB} I_{Tn}} \quad (11)$$

It's clear from Eq. (11) that improving coefficient k_P can reduce BRT turn on threshold voltage. Then, turn on characteristics and pulse discharge performance are improved.

Given the above, the coefficient k_P of hole current flowing into P-base region is an important parameter to suppress snapback phenomenon and improve turn-on characteristics. Therefore, a new BRT structure with floating N-region is proposed and analyzed. In this structure, the floating N-region produces a hole potential barrier to push hole current into P-base. Thus, hole current in P-base is greatly improved.

3. BRT structure with floating N-region

Schematic cross section of the proposed BRT structure and NBL-BRT in previous work [27] are shown in Fig. 2. Unlike conventional BRT and NBL-BRT, the proposed BRT structure has a floating N-region in parasitic PNP transistor. The built-in potential ϕ_{bi} between floating N-region and N-drift layer produces a hole potential barrier in




Fig. 2. Proposed BRT structure (left) and NBL-BRT in [27] (right).

parasitic PNP, which prevents holes from being swept into P+ cathode. Then, most of hole current flow into P-base region to trigger thyristor and only less or even no hole current go out through PNP transistor. Thus, coefficient k_P is greatly increased, and hole current density in P-base region is obviously improved. Snapback therefore can be significantly suppressed.

The built-in potential can be calculated as

$$\phi_{bi} = \frac{kT}{q} \ln \frac{N_{FN}}{N_D} \quad (12)$$

where N_{FN} and N_D are the doping concentration of floating N-region and N-drift layer, respectively. From Eq. (12), it can be concluded that improving the doping level of floating N-region (N_{FN}) is favorable to enhance hole potential barrier ϕ_{bi} , and then improves hole current in P-base region. In addition, the length of floating N-region (L_{FN}) is also optimized to suppress snapback phenomenon.

In numerical simulation, both of the proposed BRT, conventional BRT and NBL-BRT with blocking capability of 1400 V are analyzed by Sentaurus TCAD tools. The device parameters have been listed in Table I. In order to realize the blocking capability of 1400 V, the thickness and doping level of N-drift layer are optimized to 110 μm and $1.0 \times 10^{13} \text{ cm}^{-3}$, respectively.

Table I. Devices structure parameters

Parameters	Pro.	Con.	NBL-BRT
Cell dimension, $L_C/\mu\text{m}$	10.0	10.0	10.0
Device active are, A/cm^2	0.65	0.65	0.65
N-float doping, N_{FN}/cm^{-3}	8.0×10^{15}	/	/
N-float length, $L_{FN}/\mu\text{m}$	5.0	/	/
N-drift thickness, $W_D/\mu\text{m}$	110	110	110
N-drift doping, N_D/cm^{-3}	1.0×10^{13}	1.0×10^{13}	1.0×10^{13}
N-buried doping, N_{BL}/cm^{-3}	/	/	1.0×10^{15}
N+ buffer thickness, $W_B/\mu\text{m}$	10.0	10.0	10.0
N+ buffer doping, N_B/cm^{-3}	1.0×10^{16}	1.0×10^{16}	1.0×10^{16}

3.1 Forward conduction characteristics

Fig. 3 shows forward conduction characteristics of the proposed BRT, conventional BRT and NBL-BRT at gate voltage of 10.0 V. It's clear that undesirable snapback phenomenon occurs in output curve of the conventional BRT, which has the ΔV_{SB} of ~ 1.0 V. And in the NBL-BRT, snapback phenomenon cannot be completely eliminated in spite of the fact that ΔV_{SB} is reduced by 61.6% when compared with conventional BRT. While the proposed structure shows snapback-free characteristics when compared with the NBL-BRT and conventional BRT. Consequently, the new structure is much more reliable than conventional device.

Fig. 4 shows hole current distribution during forward conducting state. As aforementioned, part of injected holes from bottom P+ anode are directly swept into P+ cathode by parasitic PNP region in conventional BRT, which are shown in Fig. 4(c). In the NBL-BRT, due to the existing of




Fig. 3. Comparison of forward conduction characteristics of the proposed BRT, NBL-BRT and conventional BRT.




Fig. 4. Comparison of hole current flow lines for (a) the proposed BRT, (b) NBL-BRT and (c) conventional BRT.

N-buried layer, some of hole current in thyristor are also pushed into parasitic transistor. In the proposed BRT structure, as shown in Fig. 4(a), almost all of hole current flow into P-base region to trigger thyristor and there is no hole current going through parasitic transistor. Thus, hole current in P-base region is greatly improved.

Fig. 5 shows the hole current density (J_p) along line AA' and BB' (see Fig. 4). Compared with the conventional BRT, hole current density in thyristor region of the proposed BRT is improved by about 3 orders of magnitude, which is shown in Fig. 5(a). It's clear in Fig. 5(b) that, for the proposed BRT, hole current density in P-base region is improved by 3 orders of magnitude, and the coefficient k_P has been improved from ~ 0.757 to ~ 0.998 . Thus, almost





Fig. 5. Hole current density along line (a) AA' and (b) BB' in Fig. 4.

all of hole current flows into P-base region to trigger thyristor, and the parasitic PNP transistor is significantly suppressed.

3.2 Doping level and length of floating N-region

Dependences of ΔV_{SB} and BV (Breakdown Voltage) on N_{FN} are shown in Fig. 6. It's clear from Fig. 6(a) that the higher doping level (N_{FN}), the lower snapback voltage (V_{SB}). As expected, improving the doping concentration of floating N-region is favorable to enhance hole potential barrier (ϕ_{bi}), and then suppress snapback phenomenon. Fig. 6(b) shows that ΔV_{SB} decreases rapidly from 0.8 V to 0.1 V while N_{FN} increases from $5.0 \times 10^{13} \text{ cm}^{-3}$ to $3.0 \times 10^{14} \text{ cm}^{-3}$, and then slowly reduces. But, the breakdown voltage will drop rapidly when N_{FN} is higher than $8.0 \times 10^{15} \text{ cm}^{-3}$ because it's harder for depletion layer to expand through floating N-region.

Dependences of ΔV_{SB} and BV on L_{FN} are shown in Fig. 7. It can be seen that ΔV_{SB} constantly decreases while L_{FN} increases from 1.5 μm to 5.0 μm . Thus, increasing the length of floating N-region can also effectively suppress snapback. And snapback phenomenon can be completely eliminated when the L_{FN} increases to 5.0 μm .

3.3 Dynamic characteristics

The pulse discharge waveforms are plotted in Fig. 8. It's





Fig. 6. (a) Output characteristics under different N_{FN} and (b) Dependence of ΔV_{SB} and BV on N_{FN} .






Fig. 7. Dependence of ΔV_{SB} and BV on L_{FN} .

clear from Fig. 8(a) that the peak current (I_p) of $\sim 3200 \text{ A}$ and first pulse width (t_p) of $\sim 0.14 \mu\text{s}$ which lead to di/dt of $\sim 58 \text{ kA}/\mu\text{s}$ are obtained for all structures. But the proposed BRT has a faster pulse discharge speed, and reduces turn on delay time by 45 ns when compared with conventional BRT. As aforementioned, in the proposed BRT, coefficient k_P is greatly improved due to the floating N-region, and then the



(a)



(b)


Fig. 8. (a) Anode current (I_{AK}) and (b) gate voltage (V_{GK}) of pulse discharge characteristics.

turn on threshold voltage (V_{GT}) is reduced. Fig. 8(b) shows that V_{GT} of the proposed BRT has been reduced by about 80% when compared with the conventional BRT.


Fig. 9 shows the turn-on and turn-off waveforms. It can be seen from Fig. 9(a) that the proposed structure has a faster turn-on speed than conventional BRT due to the reduced turn on threshold voltage (V_{GT}). At current density of $40.0 A/cm^2$, the proposed BRT has a turn-on energy loss (E_{on}) of 0.223 mJ, which is reduced by 12.9% when compared with that of 0.256 mJ for the conventional BRT. Fig. 9(b) shows that both proposed BRT and conventional BRT have almost same turn-off characteristics.

4. Conclusion

In this paper, an analysis model of snapback voltage for BRT structure is developed. Based on this model, snapback phenomenon can be greatly suppressed by improving hole current flowing into P-base region. Therefore, a new BRT structure with floating N-region is proposed. The floating N-region introduces a hole potential barrier to prevent holes from being swept into cathode. Then, hole current in P-base region is greatly improved. Analyzed results show that, for the proposed BRT structure, when the doping level and length of floating N-region is 8.0×10^{15}



(a)



(b)

Fig. 9. (a) Turn-on and (b) turn-off waveforms of the proposed BRT, NBL-BRT and conventional BRT.

cm^{-3} and $5.0 \mu m$, snapback-free can be realized and pulse discharge performance and turn on characteristics are greatly improved meanwhile the high blocking capability is maintained.

Acknowledgments

This work was supported by the National Key Research and Development Program of China under Grant 2016YFB0901801.

References

- [1] K. Yatsui: "Development of pulsed power technology and its wide applications," IEEJ Trans. FM **124** (2004) 11 (DOI: 10.1541/ieejfms.124.11).
- [2] W. Jiang and K. Yatsui: "Compact pulsed power generators for industrial applications," IEEJ Trans. FM **124** (2004) 451 (DOI: 10.1541/ieejfms.124.451).
- [3] K. Yatsui: "Technological trend of compact pulsed power generators," IEEJ Trans. FM **125** (2005) 9 (DOI: 10.1541/ieejfms.125.9).
- [4] K. Horioka and W. Jiang: "Recent trends and prospects of pulsed power technology," IEEJ Trans. FM **128** (2008) 14 (DOI: 10.1541/ieejfms.128.14).
- [5] A. Pokryvailo, *et al.*: "High power pulsed corona for treatment of pollutants in heterogeneous media," IEEE Trans. Plasma Sci. **34**

- (2006) 1731 (DOI: [10.1109/TPS.2006.881281](https://doi.org/10.1109/TPS.2006.881281)).
- [6] J. Choi, *et al.*: “Feasibility studies of EMTP simulation for the design of the pulsed power generator using MPC and BPFN for water treatments,” *IEEE Trans. Plasma Sci.* **34** (2006) 1744 (DOI: [10.1109/TPS.2006.883384](https://doi.org/10.1109/TPS.2006.883384)).
- [7] G. J. J. Winands, *et al.*: “An industrial streamer corona plasma system for gas cleaning,” *IEEE Trans. Plasma Sci.* **34** (2006) 2426 (DOI: [10.1109/TPS.2006.881278](https://doi.org/10.1109/TPS.2006.881278)).
- [8] H. Akiyama, *et al.*: “Industrial applications of pulsed power technology,” *IEEE Trans. Dielectr. Electr. Insul.* **14** (2007) 1051 (DOI: [10.1109/TDEI.2007.4339465](https://doi.org/10.1109/TDEI.2007.4339465)).
- [9] S. Ishii, *et al.*: “Pulsed power application assisted by power semiconductor devices,” *ISPSD* (2001) 11 (DOI: [10.1109/ISPSD.2001.934549](https://doi.org/10.1109/ISPSD.2001.934549)).
- [10] W. Jiang, *et al.*: “Development of repetitive pulsed power generators using power semiconductor devices,” *IEEE Pulsed Power Conference* (2005) 1167 (DOI: [10.1109/PPC.2005.300545](https://doi.org/10.1109/PPC.2005.300545)).
- [11] T. Sakugawa, *et al.*: “High repetition rate pulsed power generator using IGBTs and magnetic pulse compression circuit,” *IEEE Pulsed Power Conference* (2009) 394 (DOI: [10.1109/PPC.2009.5386283](https://doi.org/10.1109/PPC.2009.5386283)).
- [12] D. Wang, *et al.*: “All solid-state pulsed power generator with semiconductor and magnetic compression switches,” *IEEE Pulsed Power Conference* (2009) 1233 (DOI: [10.1109/PPC.2009.5386270](https://doi.org/10.1109/PPC.2009.5386270)).
- [13] M. Nandakumar, *et al.*: “A new MOS-gated power thyristor structure with turn-off achieved by controlling the base resistance,” *IEEE Electron Device Lett.* **12** (1991) 227 (DOI: [10.1109/55.79565](https://doi.org/10.1109/55.79565)).
- [14] M. Nandakumar, *et al.*: “The base resistance controlled thyristor (BRT) - A new MOS gated power thyristor,” *ISPSD* (1991) 138 (DOI: [10.1109/ISPSD.1991.146084](https://doi.org/10.1109/ISPSD.1991.146084)).
- [15] M. Nandakumar, *et al.*: “Theoretical and experimental characteristics of the base resistance controlled thyristor (BRT),” *IEEE Trans. Electron Devices* **39** (1992) 1938 (DOI: [10.1109/16.144687](https://doi.org/10.1109/16.144687)).
- [16] B. J. Baliga: U.S. Patent 5099300 (1992).
- [17] B. J. Baliga: U.S. Patent 5198687 (1993).
- [18] M. Nandakumar, *et al.*: “Fast switching power MOS-gated (EST and BRT) thyristors,” *ISPSD* (1992) 256 (DOI: [10.1109/ISPSD.1992.991282](https://doi.org/10.1109/ISPSD.1992.991282)).
- [19] B. J. Baliga: “Trends in power semiconductor devices,” *IEEE Trans. Electron Devices* **43** (1996) 1717 (DOI: [10.1109/16.536818](https://doi.org/10.1109/16.536818)).
- [20] B. J. Baliga: *Fundamentals of Power Semiconductor Devices* (Springer, New York, 2008) 1st ed. 625.
- [21] B. J. Baliga: *Advanced High Voltage Power Device Concepts* (Springer-Verlag, New York, 2012) 1st ed. 437.
- [22] V. Parthasarathy and T. P. Chow: “Theoretical and experimental investigation of 500 V p- and n-channel VDMOS-LIGBT transistors,” *ISPSD* (1995) 241 (DOI: [10.1109/ISPSD.1995.515042](https://doi.org/10.1109/ISPSD.1995.515042)).
- [23] D.-S. Byeon, *et al.*: “CB-BRT: A new base resistance-controlled thyristor employing a self-aligned corrugated p-base,” *IEEE Electron Device Lett.* **19** (1998) 493 (DOI: [10.1109/55.735757](https://doi.org/10.1109/55.735757)).
- [24] D.-S. Byeon, *et al.*: “A base resistance controlled thyristor with the self-align corrugated p-base,” *ISPSD* (1998) 209 (DOI: [10.1109/ISPSD.1998.702670](https://doi.org/10.1109/ISPSD.1998.702670)).
- [25] D.-S. Byeon, *et al.*: “The maximum controllable current of improved base resistance controlled thyristor employing a self-aligned corrugated p-base,” *ISPSD* (1999) 229 (DOI: [10.1109/ISPSD.1999.764105](https://doi.org/10.1109/ISPSD.1999.764105)).
- [26] J.-K. Oh, *et al.*: “A new base resistance controlled thyristor employing trench gate and self-align corrugated p-base,” *ISPSD* (2001) 207 (DOI: [10.1109/ISPSD.2001.934591](https://doi.org/10.1109/ISPSD.2001.934591)).
- [27] F. Hu, *et al.*: “A base resistance controlled thyristor with n-type buried layer to suppress the snapback phenomenon,” *ICSICT* (2018) 1 (DOI: [10.1109/ICSICT.2018.8565735](https://doi.org/10.1109/ICSICT.2018.8565735)).
- [28] F. Hu, *et al.*: “A new snapback-free base resistance controlled thyristor with semi-superjunction,” *IEICE Electron. Express* **16** (2019) 20190104 (DOI: [10.1587/elex.16.20190104](https://doi.org/10.1587/elex.16.20190104)).
- [29] D. A. Neamen: *Semiconductor Physics and Devices: Basic Principles* (McGraw-Hill, New York, 2011) 4th ed. 371.
- [30] Y. Taur and T. H. Ning: *Fundamentals of Modern VLSI Devices* (Cambridge University, Cambridge, 2009) 2nd ed. 148.