

### SpaceCube v2.0 Space Flight Hybrid Reconfigurable Data Processing System



2014 IEEE Aerospace Conference

Track 7.01:

High Performance Space Processing and High-Speed Performance Satellite Architectures and Standards

Dave Petrick Embedded Systems Group Leader SpaceCube



### **SpaceCube Family Overview**

#### v1.0

2009

2009

2013

2015

STS-125


MISSE-7

STP-H4

STP-H5



v1.5



2012 SMART



v2.0-EM

2013 STP-H4 2015 STP-H5








2015 GPS Demo
Robotic Servicing
Numerous proposals for Earth/Space/Helio

## **SpaceCube, Target Applications**

- Small, light-weight, reconfigurable multi-processor platform for space flight applications demanding extreme processing capabilities
  - ま Reconfigurable components: FPGA, Software, Mechanical
  - ま Promote reuse between applications
- Thybrid Flight Computing: hardware acceleration of algorithms to enable onboard data processing and increased mission capabilities
- Example Applications: Instrument Data Interfacing and On-Board Processing, Autonomous Operations, Situational Awareness, Scalable Computing Architectures

#### Hardware Algorithm Acceleration

Application	Xilinx Device	Acceleration vs CPU	
SAR	Virtex-4	<b>79x</b> vs PowerPC 405	
Altimeter	FX60	(250MHz, 300 MIPS)	
RNS GNFIR	Virtex-4	<b>25x</b> vs PowerPC 405	
FPU, Edge	FX60	(250MHz, 300 MIPS)	
HHT	Virtex-1	<b>3x</b> vs Xeon Dual-Core	
EMD, Spline	2000	(2.4GHz, 3000 MIPS)	
Hyperspectral Data	Virtex-1	<b>2x</b> vs Xeon Dual-Core	
Compression	1000	(2.4GHz, 3000 MIPS)	
GOES-8 GndSys	Virtex-1	<b>6x</b> vs Xeon Dual-Core	
Sun correction	300E	(2.4GHz, 3000 MIPS)	




#### **On-Board Data Reduction**


#### Notes:

- 1) All functions involve processing large data sets (1MB+)
- 2) All timing includes moving data to/from FPGA
- 3) SpaceCube 2.0 is 4x to 20x more capable than these earlier systems


### **Example SpaceCube Processing**







**Fire Classification** 




**Gigabit Instrument** Interfacing


Xilinx ISS Radiation Data

**Data Calibration** 

**Image Compression** 







#### High Performance Space Processing System

ごWhat defines a 樹igh Performance Space Processing Systemめ
 ま Memory bandwidth and density, processing speed, reconfigurable, number of processors, I/O bandwidth, scalable, power, size and weight, temperature range, reliability, radiation, software flexibility
 ま Mission Context: differing driving requirements

 → Problem: All of these system variables push against each other


 ま Not taking the time to fully understand the dynamics between these
 variables will result in an unoptimized, inefficient design

Dur Solution: SpaceCube v2.0


- ま Design Methodology
- ま Pushes all edges of technology for space flight
- *t* Maintains excellent reliability standards



#### Balanced Design Closure of System Variables



### **Design Flow for Constrained System**




### SpaceCube v2.0 System

Reconfigurable multi-processing platform based on Xilinx Virtex-5 FPGAs

txtended 3U Compact PCI mechanical standard


#### **Design Heritage**



#### **Processor Comparison**

Processor	MIPS	Power	MIPS/W
MIL-STD-1750A	3	15W	0.2
RAD6000	35	15W	2.33
ColdFire	60	7W	8
RAD750	250	14W	18
LEON 3FT	89	5.5W	16
LEON3FT Dual-Core	200	10W	20
BRE440 (PowerPC)	266	5W	53
Maxwell SCS750	1200	25W	48
SpaceCube 1.0	3000	7.5W	400
SpaceCube 2.0			
PowerPC (4x)	5000	9W	550
MicroBlaze (4x)	600	8W	75
SpaceCube Mini	2500	5W	400


## v2.0 Processor Engineering Model





- -6U Board Design board layout to simulate a 3U layout for major components
- -Test sample circuits, layout techniques, and interfacing architectures
- -Roll lessons learned into flight system
  - $\rightarrow$ Back-to-Back layout strategy for all like parts
  - $\rightarrow$ Signal integrity solutions
  - $\rightarrow$ Oscillator and power architecture
  - $\rightarrow$ Connector selection
  - $\rightarrow$ Unique layout strategy for accomplishing IPC 6012B Class 3/A PWB


### SpaceCube v2.0 Flight System



Power Card ご2-38V Input, 7A limit ごV/80W, 3.3V/53W, +/-12V/24W


#### Example I/O Card: GPS RF







**Chassis**: 12.7 x 23 x 27 cm<sup>3</sup>



### **Processor Card**

Power Draw: 6-12W

Weight: 0.98-lbs

22 Layers, Via-in-Pad

IPC 6012B Class 3/A

#### ご2x Xilinx Virtex-5 (QV) FX130T FP ご1x Aeroflex CCGA FPGA

- ま Xilinx Configuration, Watchdog, Timers
- ま Auxiliary Command/Telemetry port

ご1x 64Mb PROM, contains initial Xilinx bitfile (will also support 128Mb PROM)

ご1x 16MB SRAM, rad-hard with auto EDAC/scrub feature

ت4x 512MB DDR SDRAM

<sup>2</sup> ∠2x 4GB NAND Flash

ご16-channel Analog/Digital circuit for system health

COptional 10/100 Ethernet interface

Cigabit interfaces: 4x external, 2x on backplane


*⊂*12x Full-Duplex dedicated differential channels

288 GPIO/LVDS channels directly to Xilinx FPGAs


CMechanical support for heat sink options and stiffener for Xilinx devices




### **Design Analysis**



## **ISS SpaceCube Experiment 2.0**



### **STP-H4** Operational on ISS




Next Up: STP-H5 and Sounding Rocket Launch in 2015

### **ISE2.0** Results

#### Operations

- GSFC Command Center

#### HD Images Received: 200,000+



# **Satellite Servicing**

#### **STP-H5** Autonomous Rendezvous and Docking Payload


- ご SpaceCube v2.0 EM
- ご Leverages SpaceCube v1.0 RNS/Argon demonstrations

#### **Objective: Robotic Satellite Servicing Mission**

- ご SpaceCube v2.0 Flight System
- ご 2 Processors/SpaceCube
- $\vec{c}$  3 SpaceCubes controlling AR&D and robotic tasks


Argon with SpaceCube v1.0 Control

#### **GSFC Satellite Servicing Laboratory**



**GOES-12** Model

### **Raven ConOps**



### Conclusions

- > An advanced HPC for space <u>requires</u> well balanced system variables
- Imperative to iterate on design plan before starting schematics
  - No use starting something that will not close on requirements
  - System Designer: Know what you want to build, and how to build it
  - Pull all disciplines into design cycle at the beginning
- SpaceCube design methodology successful in converging on a cutting-edge HPC design given constrained size requirements
  - SIZE/WEIGHT = \$\$ → Make it smaller!!!
  - Back-to-Back parts placement
  - Extensive analysis
  - Built to high reliability standards
- SpaceCube v2.0 Flight System
  - Design heritage leveraged from 3 prior systems
  - Operations heritage leveraged from 5 flights
    - By 2015, 9 SpaceCube systems flown  $\rightarrow$  <u>22 Xilinx FPGAs in space</u>
  - Competitive HPC for space
  - Multiple mission applications, reconfigurable