

Sub-Bandgap Photonic Capacitance-Voltage Method for Characterization of the Interface Traps in Low Temperature Poly-Silicon Thin-Film Transistors

Jun Seok Hwang, Hagyoul Bae, Jungmin Lee, Sung-Jin Choi, Dae Hwan Kim, *Senior Member, IEEE*, and Dong Myong Kim

Abstract—Sub-bandgap ($E_{ph} < E_g$) photonic capacitance-voltage method (PCVM) is proposed for the energy distribution [$D_{it}(E)$] of interface traps at the SiO₂/low temperature poly-silicon (LTPS) junction interface in LTPS thin-film transistors (TFTs). The differential capacitance-voltage (C - V) characteristics under dark and sub-bandgap photoillumination are obtained by excitation of electrons from the valence band to the empty interface states over the photoresponsive range ($E_F \leq E_t \leq E_V + E_{ph}$) while suppressing the band-to-band electron-hole-pair generation. We applied the sub-bandgap PCVM technique to accumulation mode p-channel LTPS TFTs with $W/L = 3/30 \mu\text{m}/\mu\text{m}$. Extracted interface trap density ranges $D_{it}(E) = 10^{10} - 10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$ over the bandgap.

Index Terms—Interface traps, low temperature poly-silicon, modeling, optical response, thin-film transistors, sub-bandgap photon.

I. INTRODUCTION

LOW-TEMPERATURE poly-silicon thin-film transistors (LTPS TFTs) are under active development for flat-panel applications such as active matrix liquid crystal displays [1]. This is because the electron mobility of LTPS TFTs is higher than that of conventional amorphous silicon TFTs. Since the maximum process temperature is lower than 600 °C, this technology will become more suitable to integrate the pixel array with peripheral circuits in on-panel display systems [2], [3]. Caused by the low temperature process in the fabrication and degradation by the hot carrier stress, interface states are generated at the SiO₂/poly-Si junction interface in LTPS TFTs. The distributed interface states ($D_{it}(E)$ [$\text{eV}^{-1} \text{cm}^{-2}$]) becomes a critical parameter in the performance and long term reliability of

Manuscript received January 2, 2015; revised February 1, 2015, February 8, 2015, February 12, 2015, and February 20, 2015; accepted February 20, 2015. Date of publication February 24, 2015; date of current version March 20, 2015. This work was supported in part by the National Research Foundation of Korea within the Korea Government through the Ministry of Environment, Science and Technology under Grant 2013R1A2A2A05005472, in part by the Global Ph.D. Fellowship Program under Grant 2014H1A2A1022137, and in part by BK21+. The TCAD software was supported by SYNOPSIS and IC Design Education Center. The review of this letter was arranged by Editor J. Cai.

J. S. Hwang, J. Lee, S.-J. Choi, D. H. Kim, and D. M. Kim are with the School of Electrical Engineering, Kookmin University, Seoul 136-702, Korea (e-mail: dmkim@kookmin.ac.kr).

H. Bae was with the School of Electrical Engineering, Kookmin University, Seoul 136-702, Korea. He is now with the Department of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon 305-701, Korea.

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2015.2406700




Fig. 1. A schematic for the extraction of $D_{it}(E)$ through the PCVM. (a) Energy band diagram for optically excited charges (Q_{ph}) from photo-responsive energy ($E_F \leq E_t \leq E_V + E_{ph}$). (b) Equivalent capacitance model under dark and sub-bandgap photonic states. (c) Setup for C - V measurement.

LTPS TFTs and circuits. We also note that characterization of the distribution of interface states created by hot-carrier stress or negative bias stress is important in LTPS TFTs [4], [5]. Therefore, accurate characterization of $D_{it}(E)$ over the bandgap ($E_V < E < E_C$) is indispensable for robust design and analysis of devices and integrated circuits.

We propose a sub-bandgap photonic capacitance-voltage method (PCVM) for efficient characterization of $D_{it}(E)$ in LTPS TFTs employing the difference in the measured capacitances between the dark (C_{dark}) and sub-bandgap photo-illuminated states (C_{photo}). By utilizing sub-bandgap photons ($E_{ph} < E_g$), with the photon energy (E_{ph}) smaller than the bandgap (E_g) of the active layer, electrons are only optically excited from the photo-responsive states ($E_F \leq E_t \leq E_V + E_{ph}$) below the quasi-Fermi level (E_F) while suppressing the direct electron-hole-pair (ehp) generation from the valence band to the conduction band.

II. SUB-BANDGAP PCVM FOR INTERFACE TRAP DENSITY

In the proposed sub-bandgap PCVM for extraction of $D_{it}(E)$, the optical capacitance-voltage (C - V) response between the gate and S/D electrodes in accumulation mode p-channel LTPS TFTs is employed for the difference in the measured capacitances between the dark (C_{dark}) and photon-illuminated states (C_{photo}) as a function of the gate bias (V_G) as shown in Fig. 1.

Fig. 1 illustrates (a) the energy band diagram, (b) the capacitive equivalent circuit, and (c) the C-V measurement setup for the sub-bandgap PCVM. We note that the direct BtB generation of ehp's is suppressed due to the sub-bandgap photons with $E_{ph} < E_g$. The optical charges $Q_{ph}(V_G)$ [C] excited from the valence band to the photo-responsive traps by the sub-bandgap photons is described as

$$Q_{ph}(V_G) = qWL \int_{E_t(V_G)}^{E_V + E_{ph}} D_{it}(E) dE \quad (1)$$

$$E_t(V_G) \equiv E_V + E_{FB} + q\psi_S(V_G) \text{ [eV]} \quad (2)$$

with W/L and $E_t(V_G)$ as the channel width/length and the V_G -dependent the trap level, respectively. We note that E_{FB} is defined as $E_{FB} \equiv E_F - E_V$ at $V_G = V_{FB}$.

The differential photo-generated charge $\Delta Q_{ph}(V_G)$ [C] by the sub-bandgap photons for the differential gate bias from V_G to $(V_G + \Delta V_G)$, ΔV_G as the step of the V_G -sweep for the C-V measurement, is defined as

$$\begin{aligned} \Delta Q_{ph}(V_G) &\equiv Q_{ph}(V_G + \Delta V_G) - Q_{ph}(V_G) \\ &= qWL \left(\int_{E_t(V_G + \Delta V_G)}^{E_V + E_{ph}} D_{it}(E) dE \right. \\ &\quad \left. - \int_{E_t(V_G)}^{E_V + E_{ph}} D_{it}(E) dE \right) \\ &= qWL \int_{E_t(V_G + \Delta V_G)}^{E_t(V_G)} D_{it}(E) dE. \end{aligned} \quad (3)$$

For V_G -dependent measured capacitances C_{dark} and C_{photo} with the equivalent circuit in Fig. 1(b), they can be modeled to be

$$\frac{1}{C_{dark}(V_G)} = \frac{1}{C_{OX}} + \frac{1}{C_S(V_G) + C_{it,dark}(V_G)} \quad (4)$$

$$\frac{1}{C_{photo}(V_G)} = \frac{1}{C_{OX}} + \frac{1}{C_S(V_G) + C_{it,dark}(V_G) + C_{it,photo}(V_G)} \quad (5)$$

with C_{OX} as the V_G -independent oxide capacitance, C_S as the V_G -dependent substrate capacitance for the active layer, $C_{it,dark}$ as the V_G -dependent capacitance for the interface trapped charges under the dark and $C_{it,photo}$ as the capacitance caused by the photo-responsive interface charges (Q_{ph}) from the SiO₂/LTPS junction interface.

Through Eqs. (4)~(5), $C_{it,photo}(V_G)$ is obtained from

$$C_{it,photo}(V_G) = C_{OX} \left[\frac{C_{photo}(V_G)}{C_{OX} - C_{photo}(V_G)} - \frac{C_{dark}(V_G)}{C_{OX} - C_{dark}(V_G)} \right]. \quad (6)$$

The differential capacitance $\Delta C_{it,photo}(V_G)$ [F] for the bias range from V_G to $V_G + \Delta V_G$ is obtained to be

$$\begin{aligned} \Delta C_{it,photo}(V_G) &\equiv C_{it,photo}(V_G + \Delta V_G) - C_{it,photo}(V_G) \\ &= \frac{\Delta Q_{ph}(V_G)}{\Delta \psi_S(V_G)} \\ &= \frac{q^2 WL [D_{IT}(E + \Delta E) - D_{IT}(E)]}{\Delta E(V_G)} \end{aligned} \quad (7)$$

$$\int D_{it}(E) dE \equiv D_{IT}(E) \text{ [cm}^{-2}\text{]}. \quad (8)$$

With a small $\Delta E(V_G)$, $\Delta C_{it,photo}(V_G)$ is mapped to $D_{it}(E)$ through

$$D_{it}(E(V_G)) = \frac{\partial D_{IT}(E(V_G))}{\partial E(V_G)} = \frac{\Delta C_{it,photo}(V_G)}{q^2 WL} \text{ [eV}^{-1}\text{cm}^{-2}\text{]}. \quad (9)$$

For the energy distribution of $D_{it}(E)$ [6], the surface potential $\psi_S(V_G)$ in Eq. (2) is experimentally obtained from the gate bias-dependent C-V data through

$$\psi_S(V_G) = \int_{V_{FB}}^{V_G} \left(1 - \frac{C_G(V_G)}{C_{OX}} \right) dV_G \text{ [V]}. \quad (10)$$

We note that the extracted trap range is limited by the doping level in the channel due to the limited modulation of the surface potential under strong accumulation and strong inversion modes by the gate bias.

III. EXPERIMENTAL RESULTS AND DISCUSSION

In order to apply the proposed sub-bandgap PCVM technique for extraction of $D_{it}(E)$ at the SiO₂/LTPS junction interface, we measured the capacitance (C_G) between the gate and source/drain of accumulation mode p-channel LTPS TFTs with a self-aligned top gate. The optical source is guided through a multimode fiber with a diameter $d = 50 \mu\text{m}$ and the Cascade Microtech's optical probe head. The optical fiber is placed over the active channel region of the p-channel LTPS TFT under characterization.

A sub-bandgap optical source with the photon energy $E_{ph} = 0.95 \text{ eV}$ ($< E_g$) and the maximum optical power $P_{max} = 1.3 \text{ mW}$ is employed to excite electrons from the valence band and fill the empty traps in the photo-responsive energy ($E_F \leq E_t \leq E_V + E_{ph}$). Before application to the device under test, we confirmed a saturation of C-V characteristics at $P_{opt} > 1.2 \text{ mW}$. This allows complete filling of the photo-responsive traps by excited electrons from the valence band and generates free holes in the valence band. Measurement was performed with HP4284A precision LCR meter at $f = 200 \text{ kHz}$. The accumulation mode p-channel TFT employed for the characterization has a gate dielectric (SiO₂) with $T_{OX} = 127 \text{ nm}$, the active layer $T_{LTPS} = 45 \text{ nm}$, $W/L = 3 \mu\text{m}/30 \mu\text{m}$. Fig. 2(a) shows the measured capacitance as a function of the gate bias under dark (C_{dark}) and sub-bandgap photonic illumination (C_{photo}).

As shown in Eqs. (1)~(3), we note that the photo-responsive energy range for $D_{it}(E)$ is modulated both by the gate bias through the surface potential (ψ_S) and by the photon energy E_{ph} . The traps at the grain boundary in the active layer is not separated in the proposed method. From $C_{it,photo}$ as shown in Fig. 3 from the experimental data (C_{dark} and C_{photo}) in Fig. 2, we obtained $D_{it}(E)$ through Eqs. (9) and (10) as shown in Fig. 4 with a half U-shaped distribution [7]–[13].

Extracted trap density ranges $D_{it}(E) = 10^{10} - 10^{11} \text{ cm}^{-2}\text{eV}^{-1}$ over the bandgap in the accumulation mode p-channel LTPS TFT with a p-type substrate doping $\sim 10^{15} \text{ cm}^{-3}$. We compared $D_{it}(E)$ from the sub-bandgap PCVM with those from the DIFT [14] and the SODIFT [15] obtained from the subthreshold slope in the $I_D - V_{GS}$ measurement. In the sub-bandgap optoelectronic differential ideality factor technique (SODIFT) for extraction of the interface states over the bandgap TFTs, by de-embedding the contribution from free holes in the valence band, 2-ideality factors are employed under




Fig. 2. (a) Measured C-V characteristics between the gate and source/drain; (b) I_{DS} - V_{GS} characteristics of the p-channel LTPS TFT with $W/L = 3 \mu\text{m}/30 \mu\text{m}$.




Fig. 3. V_G -dependent experimental $C_{it,photo}(V_G)$ with the fitted $C_{it,photofit}(V_G)$ for the measured C-V data from a p-channel LTPS TFT with $W/L = 3 \mu\text{m}/30 \mu\text{m}$.




Fig. 4. $D_{it}(E)$ extracted from the sub-bandgap PCVM compared with those from the DIFT and SODIFT for a p-channel LTPS TFT with $W/L = 3 \mu\text{m}/30 \mu\text{m}$.

dark and under the sub-bandgap photonic excitation states. In the differential ideality factor technique (DIFT), on the other hand, the differential ideality factors only under dark condition is employed. Therefore, the contribution from free holes ($C_{S,FREE}$) in the valence band even under subthreshold bias was not fully de-embedded.

We note that $D_{it}(E)$ from the sub-bandgap PCVM is consistent with that from the SODIFT which uses the same sub-bandgap photons and equivalent circuit model as those in the sub-bandgap PCVM technique. The difference in $D_{it}(E)$ from the DIFT is expected to be caused by free holes in the valence band which are not de-embedded in the DIFT. Through the proposed sub-bandgap PCVM, we obtained identical results from several devices with different dimensions on the same wafer. This confirms the accuracy and the usefulness of the proposed technique for $D_{it}(E)$ in LTPS TFTs.

IV. CONCLUSION

We proposed a sub-bandgap PCVM technique for efficient extraction of traps $D_{it}(E)$ over the energy bandgap at the SiO_2/LTPS heterojunction interface in LTPS TFTs. By combining the C-V characteristics under dark and optical illumination with the sub-bandgap optical source $E_{ph} = 0.95$ eV to accumulation mode p-channel LTPS TFTs with $W/L = 3 \mu\text{m}/30 \mu\text{m}$, we successfully extracted $D_{it}(E) = 10^{10}$ - 10^{11} cm⁻²eV⁻¹ as the distribution of interface traps over the photo-responsive energy range ($E_F \leq E_t \leq E_V + E_{ph}$) of the forbidden band.

REFERENCES

- [1] T. Serikawa *et al.*, "Low-temperature fabrication of high-mobility poly-Si TFTs for large-area LCDs," *IEEE Trans. Electron Devices*, vol. 36, no. 9, pp. 1929–1933, Sep. 1989.
- [2] K. Yoneda, R. Yokoyama, and T. Yamada, "Development trends of LTPS TFT LCDs for mobile applications," in *Proc. Symp. VLSI Circuits*, Jun. 2001, pp. 85–90.
- [3] H. Tokioka *et al.*, "Late-news paper: Low power consumption TFT-LCD with dynamic memory embedded in pixels," in *Proc. SID*, Jun. 2001, pp. 280–283.
- [4] T.-J. King, M. G. Hack, and I.-W. Wu, "Effective density-of-states distributions for accurate modeling of polycrystalline-silicon thin-film transistors," *J. Appl. Phys.*, vol. 75, no. 2, pp. 908–913, Jan. 1994.
- [5] C.-Y. Chen *et al.*, "A reliability model for low-temperature polycrystalline silicon thin-film transistors," *IEEE Electron Device Lett.*, vol. 28, no. 5, pp. 392–394, May 2007.
- [6] M. Kimura *et al.*, "Trap densities in amorphous-InGaZnO₄ thin-film transistors," *Appl. Phys. Lett.*, vol. 92, no. 13, p. 133512, Mar. 2008.
- [7] D. Yun *et al.*, "Differential body-factor technique for characterization of interface traps in MOSFETs," *IEEE Electron Device Lett.*, vol. 32, no. 9, pp. 1206–1208, Sep. 2011.
- [8] E. Hong *et al.*, "Subbandgap optical differential body-factor technique and characterization of interface states in SOI MOSFETs," *IEEE Electron Device Lett.*, vol. 33, no. 7, pp. 922–924, Jul. 2012.
- [9] J. Rozen *et al.*, "Scaling between channel mobility and interface state density in SiC MOSFETs," *IEEE Trans. Electron Devices*, vol. 58, no. 11, pp. 3808–3811, Nov. 2011.
- [10] Md. M. Satter and A. Haque, "Modeling effects of interface traps on the gate C-V characteristics of MOS devices on alternative high-mobility substrates," *Solid-State Electron.*, vol. 54, no. 6, pp. 621–627, Jun. 2010.
- [11] M. Kimura, "Extraction method of trap densities in TFTs combining C-V and F-E methods," *IEEE Electron Device Lett.*, vol. 33, no. 6, pp. 845–847, Jun. 2012.
- [12] M. Kimura *et al.*, "Extraction of trap states in laser-crystallized polycrystalline-silicon thin-film transistors and analysis of degradation by self-heating," *J. Appl. Phys.*, vol. 91, no. 6, pp. 3855–3858, Mar. 2002.
- [13] Y.-G. Chang *et al.*, "Capacitance-voltage measurement with photon probe to quantify the trap density of states in amorphous thin-film transistors," *IEEE Electron Device Lett.*, vol. 33, no. 7, pp. 1015–1017, Jul. 2012.
- [14] M. Bae *et al.*, "Differential ideality factor technique for extraction of subgap density of states in amorphous InGaZnO thin-film transistors," *IEEE Electron Device Lett.*, vol. 33, no. 3, pp. 399–401, Mar. 2012.
- [15] H. Bae *et al.*, "Fully current-based sub-bandgap optoelectronic differential ideality factor technique and extraction of subgap DOS in amorphous semiconductor TFTs," *IEEE Trans. Electron Devices*, vol. 61, no. 10, pp. 3566–3569, Oct. 2014.