SUBSTRATE NOISE COUPLING IN MIXED-SIGNAL ASICs

Substrate Noise Coupling in Mixed-Signal ASICs

Edited by

Stéphane Donnay

IMEC, Leuven, Belgium

and

Georges Gielen

Katholieke Universiteit, Leuven, Belgium

KLUWER ACADEMIC PUBLISHERS NEW YORK, BOSTON, DORDRECHT, LONDON, MOSCOW eBook ISBN: 0-306-48170-7 Print ISBN: 1-4020-7381-X

©2004 Kluwer Academic Publishers New York, Boston, Dordrecht, London, Moscow

Print ©2003 Kluwer Academic Publishers Dordrecht

All rights reserved

No part of this eBook may be reproduced or transmitted in any form or by any means, electronic, mechanical, recording, or otherwise, without written consent from the Publisher

Created in the United States of America

Visit Kluwer Online at: and Kluwer's eBookstore at: http://kluweronline.com http://ebooks.kluweronline.com

CONTENTS

Contributorsxi
Forewordxix
Projects in the mixed-signal design clusterxxi
Introduction
Georges G.E. Gielen, Stéphane Donnay
1. Contextxxv
2. Book overviewxxvii
Chapter 1: Technology impact on substrate noise 1 Francois J.R. Clément
1. Introduction 1
2. Substrate physics
2.1 Resistive effect
2.2 Capacitive effect
2.3 Depletion regions
2.4 Latch-up7
3. Parasitic substrate effects
4. Wafer impact 11
4.1 Lightly doped wafer12
4.2 Epitaxial wafer 14
5. Fabrication processes
5.1 Surface implant
5.2 Buried layers

6.		Conclusions	19
		Substrate noise generation in complex digital systems Donnay, Marc van Heijningen, Mustafa Badaroglu	23
1.		Introduction	
2.		Sources of substrate noise	24
3.		Substrate modeling	25
4.		How to measure substrate noise	26
5.		First mixed-signal test chip with simple inverter chains	28
	5.1	Time-domain substrate noise	30
	5.2	Dominant noise coupling source analysis	31
	5.3	Frequency domain substrate noise	33
6.		Second test chip: a 86-Kgate digital filter bank	35
	6.1	Measurement results	
	6.2	Substrate noise analysis	38
7.		Conclusions	42
Chapter	r 3:	Modeling and analysis of substrate noise coupling in mixed-signal ICs	17
Micha	4 L L	Yerghese, Wen Kung Chu and Jim McCanny	4/
1. 1.	in v	Introduction	17
1.		Substrate noise analysis methodology	
2.		Modeling parasitics	
5.	3.1	01	
	3.2		
4.	5.2	Substrate parasities	
т. 5.		Analysis of substrate noise	
<i>5</i> .		Analysis of substrate noise	
0. 7.		Substrate noise analysis data flow	
7. 8.		A design example	
0. 9.		Summary	
		Summary	05
Chapter	r 4·	SPACE for substrate resistance extraction	65
		ler Meijs	00
1.		Introduction	65
2.		Substrate analysis overview	
	2.1	Modeling	
	2.2	Extraction.	
3.		The Boundary Element Method	
	3.1	Introduction	
	3.2	Discretization	
	3.3	Matrix inversion	

3.4	
4.	Parametric modeling method 80
4.1	Methodology 80
4.2	Implementation and results85
4.3	Conclusion 86
5.	Combined BEM/FEM Modeling 86
6.	The SPACE Layout to Circuit Extractor 89
7.	Conclusion
	Models and parameters for crosstalk simulation
Valentino	
1.	Introduction
2.	Design methodology
2.1	1 0
2.2	1
3.	Modeling
4.	Parameters
4.1	Package parasitics
4.2	On-chip parasitics: capacitances
4.3	On-chip parasitics: resistances
5.	Simulation
6.	Validation of the proposed approach 106
6.1	Comparison with simulations from the back-annotated
	netlist
6.2	Comparison with experimental measurements
	on a test chip 108
7.	Conclusion 110
Chapter 6.	High-level simulation of substrate noise generation
Chapter 0.	in complex digital systems
Mustafa B	Padaroglu, Marc van Heijningen and Stéphane Donnay
1.	Introduction
1. 2.	Library characterization
2.	Substrate macro model characterization
2.1	Effect of load and input transition time
2.2	Gate-level VHDL library extension for monitoring the
2.5	switching activities
3.	Substrate noise simulation
<i>3</i> .	Overview of substrate noise simulation
3.1 3.2	Chip-level substrate lumped network
	Extraction of the noise sources
3.3	
3.4	Substrate noise simulation 125

4.		Experimental results	125
	4.1	Four Bit Counter	125
	4.2	Multiplier	127
	4.3		
		for 86K gate digital ASIC	129
	4.4	Speed-up of SWAN in comparison with SPICE	
		simulations	130
5.		Conclusions	132
Chapte	r 7:	Modeling the impact of digital substrate noise on analog	
		integrated circuits	135
Yann .	Zinz	tius, Georges Gielen, Willy Sansen	
1.		Introduction	
2.		Overview of substrate noise impact in analog circuits	138
3.		Modeling the digital substrate noise impact on	
		analog circuits	
	3.1	Principle of the modeling method	
	3.2		142
	3.3		
		methodology	143
4.		Measurements of the impact of digital substrate noise on	
		analog designs	
	4.1	Digital substrate noise impact on a comparator	
	4.2		
	4.3	r r	155
	4.4		
		analog-to-digital converter	
5.		Conclusions	159
Chapte	r 8:	Measuring and modeling the effects of substrate noise	
enapte		on the LNA for a CMOS GPS receiver	161
Min X	้น อา	nd Bruce A. Wooley	101
1.		Introduction	161
2.		General model of the effect of substrate noise on	101
2.		analog circuits	163
3.		Substrate noise characterization	165
5.	3.1		
	3.2		100
	2.2	the digital circuit emulator	171
4.		Noise coupling into the LNA	
	4.1	LNA output spectrum	
	4.2	Noise coupling mechanism	
			1,5

Contents

4.3	Experimental verification
5.	A statistical approach to substrate noise
	characterization for digital circuits
6.	Conclusion
Chapter 9:	A practical approach to modeling silicon-crosstalk
	in systems-on-silicon
Paul T.M	. van Zeijl
1.	Introduction
2.	Problem statement
3.	Limitations in state-of-the-art approaches to
	silicon-crosstalk
4.	Our strategy
4.1	Modeling the digital circuitry 196
4.2	
4.3	
	(0.35µ pure CMOS) and overall simulations
4.4	
4.5	• • •
5.	Conclusions
Chapter 1): The reduction of switching noise using CMOS
-	current steering logic
-	current steering logic
-	current steering logic
Maher K	current steering logic
Maher K 1.	current steering logic
Maher K 1. 2.	current steering logic209 <i>ayal, Richard Lara Saez and Marc Pastre</i> 209Introduction209Definitions210CSL inverter210
Maher K 1. 2. 3.	current steering logic
Maher K 1. 2. 3. 3.1	current steering logic
Maher K 1. 2. 3. 3.1 3.2	current steering logic
Maher K 1. 2. 3. 3.1 3.2 3.3	current steering logic
Maher K 1. 2. 3. 3.1 3.2 3.3 3.4	current steering logic
Maher K 1. 2. 3. 3.1 3.2 3.3 3.4 4.	current steering logic
Maher K 1. 2. 3. 3.1 3.2 3.2 4. 5.	current steering logic
Maher K 1. 2. 3. 3.1 3.2 3.2 4. 5. 5.1	current steering logic
Maher K 1. 2. 3. 3.1 3.2 3.2 3.2 4. 5. 5.1 5.2	current steering logic
Maher K 1. 2. 3. 3.1 3.2 3.3 3.4 4. 5. 5.1 5.2 5.3	current steering logic
Maher K 1. 2. 3. 3.1 3.2 3.3 3.4 4. 5. 5.1 5.2 5.3 5.4	current steering logic
Maher K 1. 2. 3. 3.1 3.2 3.3 3.4 4. 5. 5.1 5.2 5.4 6.	current steering logic
Maher K 1. 2. 3. 3.1 3.2 3.3 3.2 4. 5. 5.1 5.2 5.2 6. 6.1	current steering logic

		conventional static logic	227
	7.1	Power consumption in CMOS conventional static logic	
	7.2		
	7.3		
8.		CSL design and layout CAD tools	
	8.1	CSL libraries design CAD tool	
	8.2		
9.		Conclusion	
Chapte	r 11	: Low-noise digital design techniques	233
		Badaroglu and Stéphane Donnay	
1.		Introduction	233
2.		Reducing substrate noise generation	
	2.1		
	2.2		
	2.3		
		to the substrate	240
3.		Clock tree with different latencies	242
	3.1	Introduction	242
	3.2		
	3.3		
	3.4	Clock latency optimization	245
	3.5	Experimental results	
4.		Measurements to evaluate the low-noise design	
		techniques	248
	4.1	Overview of the simulated reduction factors	
		for the generated substrate noise	248
	4.2		
	4.3	Effect of I/O cells	252
5.		Conclusions	253
Chapte	r 12	: How to deal with substrate bounce in analog circuits	
		in epi-type CMOS technology	257
Bram	Naı	ıta and Gian Hoogzaad	
1.		Introduction	
2.		Substrate noise	
3.		Problems in analog	
4.		Strategy for analog	
5.		Examples	
6.		Conclusions	268

Chapter 13	3: Reducing substrate bounce in CMOS RF-circuitry	
Domine N	A.W. Leenaerts	
1.	Introduction	
2.	Substrate bounce due to a sigma-delta modulator	
3.	Guard rings on a low-ohmic substrate	
4.	Guard rings on a high-ohmic substrate	
5.	Substrate bounce in an RF system	
6.	Concluding remarks	

CONTRIBUTORS

Francois Clément received his Ph.D. in EE from the Swiss Federal Institute of Technology in Lausanne (EPFL), 1995. In 1996, he was visiting scholar at Stanford University. Currently, he is Layin Product Manager with Simplex Solutions (formerly Snake Technologies), France, and a research associate with the Swiss Federal Institute of Technology (EPFL). His research interests include integrated circuit fabrication and physical design.

Stéphane Donnay received the M.S. and Ph.D. degree in electrical engineering from the Katholieke Universiteit Leuven (K.U.Leuven), Belgium in 1990 and 1998 respectively. He was a research assistant in the ESAT-MICAS laboratory of the K.U.Leuven from 1990 until 1996, where he worked in the field of analog and RF modeling and design automation. In 1997 he joined IMEC, where he is now responsible for the Mixed-Signal and RF group. His current research interests are: integration of RF front-ends for digital telecommunication applications, in particular 5 GHz WLAN front-ends, chip-package co-design, modeling and simulation of RF front-ends. He is responsible for many industrial projects in this area and has authored or co-authored more than 75 papers in books, journals and conference proceedings.

Marc van Heijningen was born in Laren, the Netherlands, in 1973. He received the M.S. degree in Electrical Engineering in 1998 from the Eindhoven University of Technology, the Netherlands. In 1997 he did his master thesis on 1/f noise modeling of low-power, low-voltage CMOS technologies at the Advanced Semiconductor Processing group of IMEC,

Leuven, Belgium. After that the worked in the Mixed-Signal and RF Applications group of IMEC, focusing on substrate noise coupling in mixed-signal integrated circuits. Currently he is working in the Radar Technology group of TNO Physics and Electronics Laboratory, The Netherlands, on millimeter wave MMIC design.

Mustafa Badaroglu received the B.S. degree in electrical engineering from Bilkent University, Ankara, Turkey, in 1995, and the M.S. degree in electrical engineering from Middle East Technical University, Ankara, Turkey, in 1998. He did his master thesis on design, verification and VLSI implementation of embedded microcontrollers. He is currently a researcher in the Mixed-Signal and RF Applications group of IMEC, Leuven, Belgium. He is also working towards the Ph.D. degree in electrical engineering at the Katholieke Universiteit Leuven (K.U.Leuven), Belgium. His Ph.D. promoters are Prof. Hugo De Man and Prof. Georges Gielen. At IMEC he is currently working on substrate noise coupling in mixed-signal ICs focusing on gate level characterization and reduction of substrate noise in integrated digital circuits. He has also worked on design and VLSI implementation of OFDM-based wireless LAN modems. His current research interests include deep submicron signal integrity analysis, design of low-noise digital circuits and supply distribution networks.

Nishath Verghese received the B. E degree in Electrical Engineering from Birla Institute of Technology and Science, India in 1990 and the M.S and Ph.D. degrees in Electrical and Computer Engineering from Carnegie Mellon University, Pittsburgh, PA in 1993 and 1995 respectively. He was a principal at EDA startups Apres Technologies and CadMOS Design Technology which was subsequently acquired by Cadence Design Systems. He is currently an Engineering Director with the CadMOS group at Cadence responsible for signal integrity analysis tools for mixed-signal ICs. He has several publications in the areas of noise analysis, layout verification and synthesis and is co-author of the book "Simulation Techniques and Solutions for Mixed-Signal Coupling in Integrated Circuits."

Wen Kung Chu received the B.S. degree in Electrical Engineering from National Tsing Hua University, Taiwan. He received a master's degree in Computer Engineering from the University of Southern California in 1990. He was with the mixed signal group of Cadence Design Systems, San Jose, since 1990. He joined EDA startup Apres Technologies in 1997 as principal engineer, which in October 1998 was acquired by CadMOS Design Technology, which in April 2001 was acquired by Cadence Design Systems.

He is currently a senior member of the consulting staff at Cadence, working on signal integrity analysis products for mixed-signal solutions.

Jim McCanny is currently Technical Marketing Director for signal integrity at Cadence Design Systems. He was Vice President of Business Development at CadMOS Design Technology which was acquired by Cadence in February 2001. Before CadMOS, Mr. McCanny served as the Executive Vice President of Sales and Marketing for Ultima Interconnect Technology (now Celestry) and was first Engineering Manager and then Major Account Technical Program Manager at EPIC Design Technology. He also spent ten years with Texas Instrument's Design Automation Department where he was a Member of Group Technical Staff responsible for development of static timing analysis and parameterized layout EDA tools. He received his B.Sc. in Computer Science and Mathematics from Manchester University, England in 1980.

Nick van der Meijs received the M.Sc. degree (cum laude) and the Ph.D. degree, both in electrical engineering, from Delft University of Technology, the Netherlands, in 1985 and 1992, respectively. Currently, he is an associate professor in Delft. His teaching responsibilities include VLSI design, electronic design automation and circuit theory. His research focuses on physical/electrical verification of integrated circuits, and he is one of the main authors of the SPACE layout to circuit extractor. He has also worked on various other topics, including module generation and frameworks. He is a recipient (1993) of the STW/NWO (Dutch Technology Foundation/Netherlands Organization for Scientific Research) "Pionier" (Pioneer) research grant.

Valentino Liberali was bom in Broni, Italy, in 1959. He received the degree in Electronic Engineering from the University of Pavia in 1986. In the same year he was granted a one-year scholarship from SGS (now STMicroelectronics). From 1987 to 1990 he was with Italian Nuclear Physics Institute (INFN) working on the development and characterisation of low-noise electronics for particle detectors. From 1990 to 2000 he was an Assistant Professor at the Department of Electronics of the University of Pavia. He is now an Associate Professor at the Department of Information Technologies of the University of Milan. His main research interests are the design of analog/digital interfaces and mixed-signal integrated circuits. Valentino Liberali is a member of AEI (Associazione Elettrotecnica ed Elettronica Italiana).

Yann A. Zinzius was born in Sarrebourg (France) in 1973. He received his D.E.A. in Microelectronic and Instrumentation from the Department of Physics from the Université Louis Pasteur, Strasbourg (France) in 1997. He is currently working toward a Ph.D. degree at the Katholieke Universiteit Leuven (K.U.Leuven). In 1997 he worked for the Laboratoire d'Electronique et de Physique des Systèmes Instrumentaux (L.E.PS.I), Strasbourg (France), were he was involved in the design of a Digital to Analog Converter for pixel sensors. From 1997 to 1998 he worked as a researcher in the group of microelectronics for instrumentation in the European Organization for Nuclear Research (CERN) in Geneva (Switzerland), were he was involved in the design of Analog to Digital Converters for particle physics experiments in radiation hard technology, DMILL. He is currently a researcher in the group ESAT-MICAS from the Katholieke Universiteit Leuven, where he is working on analysis and modeling of the digital noise impact on embedded analog circuits. His current research interests include the high - level analysis of the impact of substrate noise on embedded data converters.

Georges G. E. Gielen is a Professor in Electrical Engineering at the Katholieke Universiteit Leuven, Belgium. His research interests are in analog and mixed-signal design and design automation. He is responsible for many industrial projects in this area, he has published more than 200 papers in books, journals and conference proceedings, and is invited regularly for program committees of conferences and for presenting tutorials and invited speeches on analog and mixed-signal design and CAD. He is a Fellow of the IEEE, and a member of the Board of Governors of the IEEE Circuits and Systems Society. He was the 1997 Laureate of the Belgian National Academy of Science, Literature and Arts in the category of engineering sciences, and he received the 2000 Alcatel Award for innovation in telecommunications from the Belgian National Fund of Scientific Research.

Willy Sansen was born in Poperinge, Belgium on May 16, 1943. He received the M.Sc. degree in electrical engineering from the Katholieke Universiteit (K.U.) Leuven in 1967 and the Ph.D. degree in electronics from the University of California, Berkeley, in 1972. Since 1981 he has been full professor at the ESAT laboratory of the K.U.Leuven. During the period 1984-1990 he was the head of the Electrical Engineering Department. He was a visiting professor at Stanford University in 1978, at the Federal Technical University Lausanne in 1983, at the University of Pennsylvania, Philadelphia in 1985 and at the Technical University Ulm in 1994.

He has been involved in design automation and in numerous analogue integrated circuit designs for telecom, consumer electronics, medical applications and sensors. He has been supervisor of 39 Ph.D. theses in that

xiv

Contributors

field and has authored and co-authored more than 400 papers in international journals and conference proceedings and six books, among which the textbook (with K. Laker) on Design of Analog Integrated Circuits and Systems. Dr. Sansen is member of several editorial committees of journals, such as the IEEE Journal of Solid-State Circuits, Sensors and Actuators, and High Speed Electronics. He is a member of the executive and program committees of the IEEE International Solid State Circuits Conference, and program chair of the ISSCC'02 conference. He servers regularly on the committees of conferences such ESSCIRC. program as ASCTT. Eurosensors, and Transducers.

Min Xu received the B.S degree in Physics from the University of Science and Technology of China in 1994, and the M.S. and Ph.D. degrees in Electrical Engineering from Stanford University, Stanford, CA, in 1997 and 2001, respectively. She is now a senior design engineer at Big Bear Networks, Inc., Milpitas, CA, working on high-speed electronics for optical communications with data rate up to 40 Gb/s. Her research interests include substrate noise in mixed-signal circuits, system and integrated circuit design.

Bruce A. Wooley is the Robert L. and Audrey S. Hancock Professor of Engineering and the Chairman of the Department of Electrical Engineering at Stanford University. He received the B.S., M.S. and Ph.D. degrees in Electrical Engineering from the University of California, Berkeley in 1966, 1968 and 1970, respectively. From 1970 to 1984 he was a member of the research staff at Bell Laboratories in Holmdel. NJ. and he joined the faculty at Stanford in 1984. His research is in the field of integrated circuit design, where his interests include oversampling A/D and D/A conversion, lowpower mixed-signal circuit design, circuit design techniques for video and image data acquisition, high-speed embedded memory, high-performance packaging and testing, noise in mixed-signal integrated circuits, and circuits for high-speed communications. Prof. Wooley is a Fellow of the IEEE and the Past President of the IEEE Solid-State Circuits Society. He has served as the Editor of the IEEE Journal of Solid-State Circuits and as the Chairman of both the International Solid-State Circuits Conference (ISSCC) and the Symposium on VLSI Circuits. He was awarded the University Medal by the University of California, Berkeley, and he was an IEEE Fortescue Fellow. He was also a recipient of the IEEE Third Millennium Medal. He has published more than 130 technical articles and is a co-author of The Design of Low-Voltage, Low-Power Sigma-Delta Modulators.

Paul T.M. van Zeijl received his Masters Degree from the Delft University of Technology, Delft, the Netherlands in 1985. He received his

Ph.D. in 1990 from the same University for the study towards a fully integrated FM Upconversion Receiver Front-end with fully-integrated onchip SAW filters. He was awarded the "VEDER PRIJS" for his contribution to the succesfull integration of radio circuitry in 1991. From 1991 onwards he works for Ericsson. From 1991-1997 he worked on the standarization of DECT and on the realization of integrated circuits for DECT cordless phones and base-stations. From 1997 onward he works on the integration of radio and system-on-a-chip ASICs for paging and Bluetooth in deep-submicron CMOS technology. He is a Senior Specialist in radio ASIC integration since 2000. His interests are analog, radio and RF integrated circuits in bipolar and CMOS technologies. He has written several technical papers and hold several patents.

Maher Kayal was born in 1959 in Lebanon, received his Master and Ph.D. degree in electrical engineering from the Swiss Federal Institute of Technology (EPFL) in 1983 and 1989 respectively. He is now a Full professor in the electronics laboratories of the Swiss Federal Institute of Technology. His current research & development includes: Low Power Low Voltage Mixed-mode circuit design, sensors interface, signal processing and CAD tools for analog integrated circuits. He authored or co-authored over 50 scientific publications. He received in 1990 the Ascom award for the best work in telecommunication fields and in 1997 the best ASIC award at the European Design and Test Conference ED&TC.

Richard Lara Sàez was born in 1967 in Chile, received his Master in Electrical Engineering from the Universidade de São Paulo, SEL-EESC, Brazil in 1993 and Ph.D. degree from the Swiss Federal Institute of Technology (EPFL) in 1998. His current research & development includes: Mixed-mode circuit design and RF. Since 1999 he is with Motorola Brazilian design center.

Marc Pastre was born in 1977 in Switzerland, received his Master degree in Computer Science Engineering from the Swiss Federal Institute of Technology (EPFL) in 2000. He is currently working towards his Ph.D. in the electronics laboratories of the Swiss Federal Institute of Technology. His research interests include mixed-mode circuit design, digital trimming of analog circuits and CAD tools for analog and mixed-mode design.

Bram Nauta was born in Hengelo, The Netherlands, in 1964. In 1987 he received the M.Sc degree (cum laude) in Electrical Engineering from the University of Twente, Enschede, The Netherlands. In 1991 he received the Ph.D. degree from the same university on the subject of analog CMOS filters

for very high frequencies. In 1991 he joined the Mixed-Signal Circuits and Systems Department of Philips Research, Eindhoven the Netherlands, where he worked on high speed AD converters. From 1994 he led a research group in the same department, working on "analog key modules". In 1998 he returned to the University of Twente, as full professor heading the IC Design group in the MESA+ Research Institute and department of Electrical Engineering. His current research interest is analog CMOS circuits for transceivers. Besides, he is also part-time consultant in industry and in 2001 he co-founded Chip Design Works. His Ph.D. thesis was published as a book: Analog CMOS Filters for Very High Frequencies, Kluwer, Boston, MA, 1993. He holds 9 patents in circuit design and he received the "Shell Study Tour Award" for his Ph.D. Work. From 1997-1999 he served as Associate Editor of IEEE Transactions on Circuits and Systems -II; Analog and Digital Signal Processing. In 1998 he served as Guest Editor, and from 2001 as Associate Editor for IEEE Journal of Solid-State Circuits.

Gian Hoogzaad was born in Blokker, The Netherlands, in 1972. He received the M.S. degree (with honors) in electrical engineering from the University of Twente, Enschede, The Netherlands, in 1996. His graduation research was on the subject of white and 1/f noise in CMOS ring oscillators. In the same year, he joined Philips Research Laboratories, Eindhoven, The Netherlands, as a Member of the Mixed-Signal Circuits and Systems group. He worked on different subjects like substrate noise sensitivity in analog circuits and high-speed, high-resolution analog-to-digital converter design for video and broad-band communication applications. In 2001, he joined Philips Semiconductors, Delft, The Netherlands, as a Member of the Delft Design Center of Business Line Standard Analog. Currently he is designing products in the field of power management and motor driver ICs.

Domine M. W. Leenaerts studied electrical engineering at Eindhoven University of Technology. He gained his Ph.D. in 1992. From 1992 until 1999 he was with this university as an associate professor of the microelectronic circuit design group. His focus was on analog circuit design and circuit theory (e.g. vco, analog memory, pll, analog multipliers, ADC/DAC). In 1995, he has been a Visiting Scholar at the Department of Electrical Engineering and Computer Science of the University of California, Berkeley and visiting professor at the Electronic Research Laboratory of the same department. In 1997 he has been an invited professor at the Technical University of Lausanne (EPFL). Dr. Leenaerts is a principal scientist at Philips Research Laboratories, Eindhoven, where he is involved in RF integrated transceivers design. Dr. Leenaerts is IEEE Distinguished Lecturer and Associate Editor of the IEEE Transactions of Circuits and Systems – part I. His research interests includes nonlinear dynamic system theory, ADC/DAC design and RF and microwave techniques. He has published over 100 papers in scientific and technical journals and conference proceedings. As co-author, he received the best paper award 1995 of the Int. Journal of Circuit Theory and Applications. He has written 3 books among which *Circuit Design for RF Transceivers*, Kluwer.

xviii

FOREWORD

This book is the first in a series of three dedicated to advanced topics in Mixed-Signal IC design methodologies. It is one of the results achieved by the Mixed-Signal Design Cluster, an initiative launched in 1998 as part of the TARDIS project, funded by the European Commission within the ESPRIT-IV Framework. This initiative aims to promote the development of new design and test methodologies for Mixed-Signal ICs, and to accelerate their adoption by industrial users.

As Microelectronics evolves, Mixed-Signal techniques are gaining a significant importance due to the wide spread of applications where an analog front-end is needed to drive a complex digital-processing subsystem. In this sense, Analog and Mixed-Signal circuits are recognized as a bottleneck for the market acceptance of Systems-On-Chip, because of the inherent difficulties involved in the design and test of these circuits. Specially, problems arising from the use of a common substrate for analog and digital components are a main limiting factor.

The Mixed-Signal Cluster has been formed by a group of 11 Research and Development projects, plus a specific action to promote the dissemination of design methodologies, techniques, and supporting tools developed within the Cluster projects. The whole action, ending in July 2002, has been assigned an overall budget of more than 8 million EURO.

The novelty of the TARDIS initiative is that in addition to the standard R&D work, the participating projects have a compromise to publicize the new methodological results obtained in the course of their work. A Cluster Coordinator, Instituto de Microelectrónica de Sevilla, in Sevilla (Spain) has the role to coordinate and promote actions to carry out effectively the dissemination work and foster cooperation between the participating

projects. All public results from the dissemination action are available from the Cluster Web site (<u>http://www.imse.cnm.es/esd-msd</u>).

Mixed-Signal design is a critical part for many IC designs. The advantages brought by System-on-Chip will only be fully successful if techniques are developed that allow coexistence of high-perfomance analog functions sharing a common substrate with large blocks of digital functions. Interfaces between the analog and the digital world, materialized in data converters will always be present in any mixed-signal design, and he verification of those embedded analog functions, may be in many cases the factor limiting the production-test throughput. New technologies, like Silicon-on-Insulator (SOI), offer interesting possibilities for the design of mixed-signal ICs, but require the mastering of new design techniques. The work of projects in the Cluster has been focused on four main areas (Substrate Noise Coupling, Advanced Data Converters, Testability and Special Technologies).

This book addresses the specific problem of Substrate Noise Coupling in Mixed-Signal circuits and incorporates the results achieved by the Cluster projects with activity in that area complemented by contributions from external experts that have occasionally participated in activities organized by the Cluster.

We hope that the reader will find this book useful, and we would like to thank all partners of the MSD Cluster for contributing to the success of the initiative. Special thanks are given to all the authors and to the editors for their effort to make this book a reality.

José Luis Huertas, Juan Ramos-Martos; Sevilla, September 2002

PROJECTS IN THE MIXED-SIGNAL DESIGN CLUSTER:

ABACUS: Active Bus Adaptor and Controller for Remote Units

The objective of this project is the development of an integrated circuit for space applications, that implements the analog/digital interface between the spacecraft On-Board Data Handling (OBDH) bus, and the Remote Terminal Units (RTUs). The design will use $0.8\mu m$ SOI technology.

BANDIT: Embedding Analog-to-Digital Converters on Digital Telecom ASICs

The goal of BANDIT is to develop a general design methodology for embedding high-speed analog/digital converters (ADCs) on large digital telecom ASICs, with special attention to the problems caused by mixedsignal integration.

HIPADS: High-Performance Deep Sub-micron CMOS Analog-to-Digital Converters using Low-Noise Logic

The aim of this project is to develop different A/D Converters in deep submicron digital CMOS process, using a new Current Steering Logic (CSL) family approach that has the property of inducing a very low substrate noise. The converters are intended to become integrated components of larger systems, and should be considered presently as products under specifications covering end-user applications.

MADBRIC: Mixed Analog-Digital Broadband IC for Internet Power-Line Data Synchronous Link

The project main objective is the development of prototype building blocks of a chipset for high-speed communications through the power lines, that will improve achievable data rates using state of the art mixed-signal integrated circuits and DSP techniques.

MIXMODEST: Mixed Mode in Deep Submicron Technology

The technical target of the MIXMODEST project is to develop design techniques that permit the implementation of mixed-signals systems in the

most advanced $0.35\mu m$ and $0.25\mu m$ deep sub-micron digital CMOS technology.

OPTIMISTIC: Optimisation Methodologies in Mixed-Signal Testing of ICs

The OPTIMISTIC project, concerned with Optimisation Methodologies in Mixed-Signal Testing of ICs, aims at the development and introduction of advanced test generation in mixed-signal IC design. Building upon existing advanced tools for control and test systems, a new approach is to be developed that will allow the mixed-signal chip designer to take large responsibility in the generation of test as part of the design activity.

RAPID: Retargetability for Reusability of Application-Driven Quadrature D/A Interface Block Design

This project is concerned with the development of an advanced methodology for the design of a mixed-signal application-driven quadrature D/A interface sub-system, aiming at its reusability by a retargeting procedure with minimal changes to their structural sub-blocks.

SUBSAFE: Substrate Current Safe Smart Power IC Design Methodology

The overall technical objective of this project is to develop a design methodology that employs device and circuit simulation to assure IC digital functionality under current injection in the substrate produced by forward bias conditions in N-wells (i.e. during switching of power stages driving inductive loads). The design methodology will change from the current largely empirical approach to Computer-Aided Design guided critical parameter evaluation, validated by a relatively small number of measurements.

SYSCONV: Systematic Top-Down Design and System Modeling of Oversampling Converters

This project develops a system-level model for oversampling delta-sigma converters suitable for use in mixed-signal system simulations and verifications. It addresses the development of a model of the entire converter as a block on its own, that can then be used in efficient mixed-signal system simulations where the converter is only a block in the overall system

Foreword

TERMIS: High-Temperature / High-Voltage Mixed Signal SOI ASICs for Aerospace Applications

The project addresses the development of a fully integrated high-voltage driver IC for two different electromagnetic micro-motors which are dedicated for satellite applications. Each circuit, in die form, will be packaged in the corresponding micro-motor. The systems must operate at 200°C under a 30V power supply and must survive space irradiation.

VDP: Video Decoder Platform

This project develops a prototype video decoder platform. The result will be an IC that captures video signals and decodes the information for use in, for instance digital TV, set top boxes, and PC video capture. It will exploit innovative architectures trading signal to noise ratio versus accuracy, decoding both analog and digital video sources.

INTRODUCTION

Georges G.E. Gielen ESAT-MICAS, Katholieke Universiteit Leuven, Belgium

Stéphane Donnay IMEC-DESICS, Leuven, Belgium

1. CONTEXT

Driven by cost-constrained applications such as telecommunications, computing and consumer/multimedia and facilitated by the continuing miniaturization in the CMOS ULSI technology, the microelectronics IC market is characterized by an ever-increasing level of integration complexity. Today complete systems, that previously occupied one or more boards, are integrated on a few chips or even on one single multi-million transistor chip – a so called System-on-Chip (SoC). Examples are singlechip cameras or new generations of integrated telecommunication systems that include analog, digital and eventually radio-frequency (RF) sections on one single chip. Although most functions in such integrated systems are implemented with digital or digital signal processing (DSP) circuitry, the analog circuits needed at the interface between the electronic system and the continuous-valued outside world are also being integrated on the same die for reasons of cost and performance. Modern System-on-Chip designs are therefore more and more mixed-signal, and this will even be more prevalent if we move towards the intelligent homes, the mobile road/air offices and the wireless workplaces of the future.

Unfortunately, the integration of both analog/RF and digital circuits on the same die not only offers many benefits, but also creates some technical difficulties, especially in ultra-deep-submicron CMOS technologies. Since the analog circuits exploit the low-level physics of the fabrication process, they remain difficult and costly to design, but they are also vulnerable to any kind of noise or crosstalk signals. The higher levels of integration (moving towards 100 million transistors per chip clocked at ever higher frequencies) make the mixed-signal signal integrity problem increasingly challenging. One of the most important problems is the parasitic supply and substrate noise coupling, caused by the fast switching of the digital circuitry that then propagates to the sensitive analog circuitry via the common substrate.

The continuously on-going increase in speed and complexity of the digital circuitry on mixed-signal integrated systems also means an increase of the amount of digital switching noise generated by this circuitry. This noise is coupled into the substrate, which is shared with the sensitive analog circuits. Also the supply and substrate connection networks play a role here, since the inductances of the bondwires create ringing and this may even be a very significant contributor to the substrate noise. At the same time, the performance and precision levels required from the analog circuits will also increase as dictated by today's applications such as emerging communication systems (e.g. WLAN). This goes together with an increase of the sensitivity or the susceptibility of the analog circuits to digital substrate noise. It is therefore important to be able to predict the impact of digital switching noise on the analog circuit performance at the design stage of the integrated system, before the chip is taped out for fabrication. Methodologies and tools for substrate noise analysis and simulation at all stages of the design flow (before and after layout) are therefore needed to anticipate this problem.

There are three aspects to such a substrate noise analysis and simulation methodology for mixed-signal integrated systems. The first is the modeling of the digital switching noise injected in the substrate. Note that this depends on the activity level (the amount of switching) of the digital gates, and therefore depends on the signal patterns. As a result the injected noise is both non-stationary time-varying as well as frequency-dependent. The second part of the analysis methodology is the analysis of the transmission of the noise from the source (the digital circuitry) to the reception point (the analog circuitry embedded in the same substrate). This requires a modeling of the substrate, which can be considered as a kind of resistive/capacitive mesh. For CMOS technologies with high-ohmic substrates the resistive nature of the substrate has to be fully taken into account, while for low-ohmic substrates the bulk can be considered as one equipotential node leaving only the epi layer as a resistive layer. Finally, the third part of the analysis

Introduction

methodology is the modeling of the impact of substrate noise on the analog side. The analog circuitry is not a single noise reception point but has many noise sensing nodes that all have a different sensitivity to the noise. This analysis therefore can become quite complex and time consuming for large analog circuitry such as entire front-ends. Hence it may be needed to introduce higher-level (behavioral or macro) modeling for the analog circuits in order to make this analysis tractable.

In addition, besides an analysis methodology, also design guidelines and techniques to reduce or avoid the substrate noise problem need to be developed. This requires measures to both quiet the talker (the digital circuitry), to increase the transmission impedance between talker and listener, and to desensitize the listener (the analog circuitry). Some of the measures can be executed at technology level, others at circuit design level or at the layout level.

The purpose of this book is to provide an overview of very recent research results in the field of substrate noise analysis. Much of the reported work has been established as part of the Mixed-Signal Initiative of the European Union. It is a representative sampling of the current state of the art in this area of substrate noise analysis and reduction techniques. This volume complements other similar volumes that focus on analog and RF circuit design techniques. The book consists of 13 contributions that will briefly be introduced next.

2. BOOK OVERVIEW

The first five chapters describe **techniques for modeling the substrate**, in relation to the technology used, and present some substrate noise measurements on experimental ASICs.

Chapter 1 presents an overview of technology impacts on substrate noise. The electromagnetic substrate behavior of integrated circuits (IC's) is reviewed and the significant parasitic phenomena are presented. The technology impact is examined from three complementary points of view. The respective influence of the lightly-doped and epitaxial wafers is detailed. Fabrication process steps changing the substrate characteristics are addressed for CMOS and bipolar technologies. Die attachment is considered as a means to reduce substrate parasitics.

Chapter 2 presents a SPICE-level modeling technique for the analysis of substrate noise generation by digital circuits on low-ohmic substrates. Two experimental ASICs in a low-ohmic epi-type CMOS technology are presented. The ASICs contain digital noise generating circuits and analog substrate noise sensor amplifiers that can measure the substrate voltage

directly. The first ASIC contains some simple digital test structures and is used to verify the SPICE substrate models. The second ASIC contains a 86-Kgate digital multirate filterbank for telecom applications. The measurements on both ASICs provide valuable insight into the mechanisms of substrate noise generation in digital circuits.

Chapter 3 presents techniques for the modeling and analysis of substrate noise coupling in mixed-signal integrated circuits. The physical phenomena responsible for the creation of the undesired signals as well as the transmission mechanisms and media are described. Modeling and analysis techniques to quantify the noise coupling phenomena are presented. A computer-aided design methodology based on the modeling approaches and developed for the analysis and design of noise coupling in mixed-signal integrated circuits is described and illustrated for some practical designs.

Chapter 4 then presents a general introduction to the problem of substrate-resistance extraction and gives an overview of three extraction techniques: a boundary-element method (BEM), an empirical parametric method, and a combination of a BEM with a finite-element method (FEM). All three methods exhibit a different but useful accuracy/performance trade-off and suit different situations in the design flow. It will also be shown how to produce reduced-order equivalent circuits (rather than full detailed models that mandate a-posteriori model-order reduction techniques to be useful) and how this can actually reduce extraction time and memory. The methods are implemented in the SPACE layout-to-circuit extractor that is a comprehensive tool for transforming a layout into a netlist with all relevant parasitics, including the substrate resistances.

The above methods start from a completed layout. It would however also be interesting to predict the problem at early stages of the design. *Chapter 5* therefore describes a simplified model for the analysis of crosstalk effects in deep-submicron CMOS technologies. It is described how the substrate bias resistance value can be obtained either from technology parameters or by experimental measurements on a test structure, and crosstalk effects can then be easily estimated through a SPICE-level simulation. The proposed approach is validated by means of a test chip.

The next four chapters **describe techniques to model the digital substrate noise injection as well as the analog substrate noise reception.** This is illustrated with several design examples.

Chapter 6 describes a methodology for the high-level simulation of substrate noise generation in complex digital systems. Existing approaches usually extract the model of the substrate from layout information and then simulate the extracted transistor-level netlist with this substrate model using a transistor-level simulator like SPICE. For large digital circuits the substrate

simulation is however not feasible with a transistor-level simulator. A highlevel methodology is therefore presented that simulates the substrate noise generation in EPI substrates by taking the noise coupling from the switching gates and also from the supply rails into account. Experimental results show good accuracy results while maintaining a speedup of three orders of magnitude with respect to SPICE simulations. The approach is also applied to an 86K digital ASIC and compared to measurements.

Chapter 7 on the other hand describes a methodology to model the impact of digital substrate noise on analog integrated circuits embedded in mixed-signal integrated systems. A high-level substrate sensitivity modeling methodology is presented that allows simulating the impact in acceptable CPU times. Measurements are also presented on an embedded comparator, that show the important impact of the digital noise on this design. The measurement results are used to predict the impact on the performance of an embedded analog-to-digital converter.

Chapter 8 presents measurements and modeling results from another design example. A general model for the effects of substrate noise on analog circuits is described, and the fundamental coupling mechanisms are revealed using a frequency-domain approach. Measurement results of the substrate noise induced by an experimental digital circuit emulator for different operating conditions are described, as well as an analysis of both the time-domain and frequency-domain characteristics of this noise. Next, the measured effects of substrate noise on the performance of an LNA for a CMOS GPS receiver are presented and explained using the developed models. Finally, a statistical approach is outlined to a generalized modeling of the substrate noise generated in digital circuits.

Finally, *chapter 9* will demonstrate a simple approach in modeling crosstalk on silicon. By splitting the problem into three parts (the digital interference caused by the digital circuitry or source, the transfer of interference in the substrate, and the (undesired) reception of the interference by the analog part) and modeling these three parts in a simple, yet effective manner, simulations for the complete system can easily be done. A comparison of measured data and simulation results shows the effectiveness of the approach for a low-ohmic substrate. A second application, a single-chip Bluetooth ASIC, demonstrates the approach in a system-on-chip.

The final four chapters then present **techniques to reduce the effect of switching noise** in embedded systems.

Chapter 10 explains the reduction of switching noise using CMOS current-steering logic. The main advantage of the current-steering technique is the small amount of noise generated during state commutations of logic gates. However, it presents a steady state consumption, which is considered

as a limitation for low power applications when compared to the conventional static logic.

Since in most cases ringing of the power supply is the major source of substrate noise generation, techniques targeting at shaping the supply current and its transfer function to the substrate can reduce substrate noise generation significantly. Chapter 11 describes such reduction techniques, which modify the supply current and its transfer function, and therefore which reduce the substrate noise. To demonstrate the techniques, a mixedsignal ASIC is fabricated in a 0.35µm CMOS epi process. The test chip contains one reference design and two digital low-noise designs with the same basic architecture. Measurements show more than a factor of 2 on average in RMS noise reduction with penalties of 3% in area and 4% in power for the low-noise design employing a supply-current waveform shaping technique based on a clock tree with latencies. The second lownoise design employing separate substrate bias for both n and p-wells, dualsupply, and on-chip decoupling, achieves more than a factor of two reduction in RMS noise, with however a 70% increase in area but with a 5% decrease in power consumption

Chapter 12 describes how to deal with substrate bounce in analog circuits in epi-type CMOS technology. Although measures are known to reduce substrate noise, the noise will never be completely eliminated since this requires larger chip area or exotic packages and thus higher cost. Analog circuits on digital ICs simply have to be resistant to substrate noise. A general strategy is given which can be summarized as: the supply of the analog circuits must be referred to the substrate and the analog signals must be referred to a clean analog ground. Furthermore several design constraints are given to minimize the effect of substrate noise on analog. Two bandgap circuits are discussed and it is shown that apparently minor design issues, such as the connection of an n-well of a PMOS differential pair, can have large impact on the substrate sensitivity of this circuit. This has been verified by measurements.

Finally, *chapter 13* describes techniques to reduce substrate bounce in CMOS RF-circuitry. The use of guard rings as a mean to reduce the effects of substrate bounce in a mixed-signal IC are commented. Measurements are reported on lightly and heavily doped substrates in several CMOS technologies. Furthermore, the problems of substrate bounce in RF applications where the substrate bounce is caused by digital circuitry, are described.

The editors wish the reader much pleasure in exploring the different chapters in this book, and in adopting the presented techniques in his/her daily practice to reduce the impact of supply and substrate noise couplings in analog, RF and mixed-signal integrated circuits and systems-on-chip, enabling in this way more and more powerful and reliable designs that will make our lives easier and more comfortable in the years to come.

The editors would like to thank all chapter authors who contributed to this book. We also thank the Mixed-Signal Cluster Coordinator CNM-Sevilla for giving us the opportunity to assemble this book.

Stéphane Donnay, Georges Gielen, September 2002