# Switching Transient Analysis and Design of a Low Inductive Laminated Bus Bar for a T-type Converter 

Quandong Wang ${ }^{\dagger}$, Tianqing Chang*, Fangzheng Li*, Kuifeng Su*, and Lei Zhang*<br>${ }^{\dagger},{ }^{*}$ Department of Control Engineering, Academy of Armored Force Engineering, Beijing, China


#### Abstract

Distributed stray inductance exerts a significant influence on the turn-off voltages of power switching devices. Therefore, the design of low stray inductance bus bars has become an important part of the design of high-power converters. In this study, we first analyze the operational principle and switching transient of a T-type converter. Then, we obtain the commutation circuit, categorize the stray inductance of the circuit, and study the influence of the different types of stray inductance on the turn-off voltages of switching devices. According to the current distribution of the commutation circuit, as well as the conditions for realizing laminated bus bars, we laminate the bus bar of the converter by integrating the practical structure of a capacitor bank and a power module. As a result, the stray inductance of the bus bar is reduced, and the stray inductance in the commutation circuit of the converter is reduced to more than half. Finally, a 10 kVA experimental prototype of a T-type converter is built to verify the effectiveness of the designed laminated bus bar in restraining the turn-off voltage spike of the switching devices in the converter.


Key words: Laminated bus bar, Reverse blocking IGBT, Switching transient, T-type converter, Turn-off voltage

## I. Introduction

In practical engineering applications, the capacitance of electrolytic capacitors and their capability to withstand voltages are limited. Hence, the DC side of high-power converters generally requires a large number of capacitors with a series-parallel connection to support the DC bus voltage. The use of a general connection may result in high stray inductances, which in turn lead to the following two problems [1]-[5]. First, stray inductances significantly influence the turn-off characteristics of power switching devices [1]-[3], especially high-power converters with large di/dt. Huge mutation currents may cause large voltage spikes in stray inductances, which could generate serious electromagnetic interference that affects electrical power systems or even cause damage to the semiconductor devices of converters. These conditions consequently affect the reliability of power systems. Second, stray inductances can cause the uneven distribution of the high-frequency current between parallel capacitors [4], [5]. Capacitors near power components endure a current that is

[^0]higher than the rated current and thus rapidly generates heat, which seriously affects the operating life of capacitors.

The traditional method for solving the first problem is to add RCD snubber circuits to suppress voltage spikes [6]-[9]. However, in high-power applications, this approach necessitates capacitors with large capacity absorption and resistances, which increase system cost and loss. For the second problem, the general approach involves using high-frequency capacitors in parallel between electrolytic capacitors to balance the high-frequency current passing through the electrolytic capacitors. Similarly, this setup entails an increase in system cost. The two methods are limited to the elimination of the adverse effects of stray inductances and are thus ineffective in suppressing the root (stray inductance) of the problem.

An effective method for reducing stray inductances involves the use of a laminated bus bar [10]-[13]. A laminated bus bar is a type of connecting structure that links electrolytic capacitors and power devices. It is composed of thin copper conductors with different voltage potentials. Moreover, its interlayer is insulated by a dielectric [10] (Fig. 1). As a result of the proximity effect, the current in two flat coppers overlaying one another induces a reverse mirror current on the surface of each copper [11]. A mirror current can offset the external electromagnetic field radiation to some extent such that the


Fig. 1. Structural diagram of a laminated bus bar.


Fig. 2. Two types of NPC converter topology. (a) T-type NPC. (b) Diode NPC.
copper stray inductance can be effectively suppressed. A large surface area $(w \times l)$ equates to a small distance $(d)$ between layers and to an effective suppression of stray inductance.

Compared with traditional two-level inverters, multi-level inverters offer a more significant advantage in terms of power capacity and the capability to withstand voltages. A T-type converter topology is an improved three-level (multi-level) neutral point clamped (NPC) circuit [14]-[17], as shown in Fig. 2(a). It uses a bidirectional switch formed by two insulated-gate bipolar transistors (IGBTs; $\mathrm{S}_{3}, \mathrm{~S}_{4}$ ) and two diodes $\left(\mathrm{D}_{3}, \mathrm{D}_{4}\right)$ to achieve the neutral-to-ground function of clamping and a bidirectional energy flow. Compared with the widely used diode-clamped NPC circuit shown in Fig. 2(b), the T-type converter requires fewer switching devices and achieves a more balanced loss for the upper and lower bridge arms. Therefore, this type of circuit has become a central research area. In the engineering applications of T-type converters, the two aforementioned problems emerge as a result of stray inductances. To solve these problems, we design a low inductive laminated bus bar for a 10 kVA T-type converter.

This paper is organized as follows. The operational principle and switching transient of a T-type converter are analyzed in Section 2. The influences of the different types of stray inductances on the turn-off voltages of switching devices are presented in Section 3. The design process for the proposed laminated bus bar is illustrated in Section 4. The experiment results and analyses are presented in Section 5. Relevant conclusions are given in Section 6.

## II. Operational Principle and Switching Transient Analysis



Fig. 3. Equivalent circuit of two anti-paralleled RB-IGBTs.


Fig. 4. Single-phase T-type converter with RB-IGBTs.


Fig. 5. Waveforms of $v_{\mathrm{o}}, i_{\mathrm{o}}$, and $V_{\mathrm{GS}}$.
A low inductive laminated bus bar must be designed according to the commutation circuit of the given converter. Therefore, we must determine the distribution condition of the stray inductances and commutation circuit in the converter by analyzing the operational principle and switching transient before initiating the design process.

## A. T-type Converter with RB-IGBTs

A reverse blocking IGBT (RB-IGBT) is a new IGBT device [18]-[20]. Unlike ordinary IGBTs, RB-IGBTs are capable of enduring reverse voltages. Thus, they can be used as controllable one-way switches, and their function can be equivalent to that of a diode in series with an ordinary IGBT; however, their voltage drop is smaller than the combination of diode and IGBT [20]. As shown in Fig. 3, two anti-paralleled RB-IGBTs can form a controllable bidirectional switch.

A T-type converter with RB-IGBTs is shown in Fig. 4. RG-IGBTs can further improve the efficiency of T-type converters and thereby widen their application prospect in the areas of photovoltaic, distributed generation, and micro-grids.

## B. Operational Principle Analysis

The waveforms of the output voltage ( $v_{\mathrm{o}}$ ), current $\left(i_{0}\right)$, and driving signals $\left(V_{\mathrm{GS}}\right)$ of the converter under an assumed resistive and inductive load are shown in Fig. 5. In one operation cycle, $v_{0}$ and $i_{0}$ exhibit four types of phase relationships (I: $v_{0}>0, i_{0}<0$; II: $v_{0}>0, i_{0}>0$; III: $v_{0}<0, i_{0}>0$; IV:
$v_{\mathrm{o}}<0, i_{0}<0$ ), and each phase comprises two alternating operation modes.

According to the direction of the output current $i_{0}$ and the on/off state of each switching device, one operation cycle involves six types of operation modes.

1) Mode 1: In this mode, $i_{0}$ flows from the input to the load in a positive direction. When the driving signal $V_{\mathrm{GS} 1}>0, \quad V_{\mathrm{GS} 4}>0, \quad V_{\mathrm{GS} 2}<0, \quad V_{\mathrm{GS} 3}<0$, and $i_{0}>0, \quad \mathrm{~S}_{1}$ is conducting. The output voltage $v_{\mathrm{o}}=1 / 2 V_{\mathrm{dc}}$; thus, $\mathrm{S}_{4}$ can withstand a reverse voltage in the off state despite its positive driving signal. This working status is defined as mode 1, as shown in Fig. 6(a).
2) Mode 3: In this mode, $V_{\mathrm{GS} 1}$ switches from positive to negative, and $V_{\mathrm{GS} 3}$ switches from negative to positive. The other driving signals remain unchanged. Thus, $\mathrm{S}_{1}$ is turned off from its conducting state. Given that $V_{\mathrm{GS} 4}>0$, $\mathrm{S}_{4}$ is turned on to maintain the continuous flow of $i_{0}$ to the load. At this point, the output voltage $v_{0}=0$. This working status is defined as mode 3, as shown in Fig. 6(b).
3) Mode 5: If the direction of $i_{0}$ remains constant and $V_{\mathrm{GS} 2}>0, V_{\mathrm{GS} 3}>0, V_{\mathrm{GS} 1}<0$, and $V_{\mathrm{GS} 4}<0$, then $i_{\mathrm{o}}$ freewheels through the anti-parallel diode $\mathrm{D}_{2}$ of $\mathrm{S}_{2}$. At this point, the output voltage $v_{\mathrm{o}}=-1 / 2 V_{\mathrm{dc}}$. This working status is defined as mode 5, as shown in Fig. 6(c).
When the direction of $i_{0}$ is negative under different combinations of driving signals, the converter operates in modes 2, 4, and 6; the corresponding equivalent circuits are shown in Figs. 6(a), (b), and (c). These modes are similar to modes 1,3 , and 5 and are no longer analyzed in detail.

## C. Switching Transient and Commutation Circuit Analysis

A single-phase T-type converter with a stray inductance parameter (excluding load) is shown in Fig. 7. The inductors shown in the picture are stray inductances between the bus nodes $\boldsymbol{P}, \boldsymbol{O}, \boldsymbol{N}, \boldsymbol{P}^{\prime}, \boldsymbol{U}$, and $\boldsymbol{N}^{\prime}$. These inductances include the lead inductances of capacitance, lead inductances of switching devices, inductances of bolt connection, and stray inductances of the bus bar, which make up a large portion of the inductances. Thus, the overall stray inductance of the converter can be effectively reduced with an effective laminated bus bar design.

According to whether the driving signals of switches change during commutation, commutation is divided into two modal types: forced commutation and natural commutation. Changed driving signals cause the mutation of operation modes, which results in a mutant current in the commutation circuit. The current acting on the stray inductance of the commutation circuit generates large interferences and voltage spikes. We refer to this commutation process as forced commutation. On the contrary, in the natural commutation process, the driving signal remains unchanged, and the circuit current decreases to zero and then increases. In this case, voltage spikes are not


Fig. 6. Equivalent circuit of each mode. (a) Modes 1, 2. (b) Modes 3, 4. (c) Modes 5, 6.


Fig. 7. Stray inductance distribution of a single-phase T-type converter (excluding load).

## generated.

1) Forced Commutation I (for example, mode switching from 2 to 4 to 2): In area I (Fig. 5), the operation modes of the converter switch between modes 2 and 4 continually. The switching transients are shown in Fig. 8.
When the operation mode switches from mode 2 to mode 4, the switching of the driving signals $V_{\mathrm{GS} 2}$ and $V_{\mathrm{GS} 4}$ remains unchanged; that is, $V_{\mathrm{GS} 1}$ switches from positive to negative, and $V_{\mathrm{GS} 3}$ switches from negative to positive. Diode $\mathrm{D}_{1}$ withstands a negative voltage and reaches the off state, and $\mathrm{S}_{3}$ starts conducting. At this moment, the current $i_{\mathrm{D} 1}$ decreases while $i_{\mathrm{S} 3}$ increases and then begins to shift from $D_{1}$ to $\mathrm{S}_{3}$ quickly, as shown in Fig. 8(b). $\mathrm{D}_{1}$ cannot immediately reach the off state when its current is reduced to zero; in such a


Fig. 8. Switching transient of mode 2 switching to 4 and then to 2. (a) Steady state of mode 2. (b) Transient state 1 from modes 2 to 4. (c) Transient state 2 from modes 2 to 4. (d) Steady state of mode 4. (e) Transient state from modes 4 to 2. (f) Equivalent circuit of forced commutation circuit A.
case, it enters the reverse recovery process, which generates a large reverse current, as shown in Fig. 8(c). This condition is equivalent to an instantaneous short circuit between the midpoint and positive DC bus bar, and the bus current produces transient spikes. When the reverse blocking capability of $D_{1}$ is restored, the converter enters the steady state in mode 4, which is shown in Fig. 8(d).

When the operation mode switches from mode 4 to mode 2, the switching driving signals $V_{\mathrm{GS} 2}$ and $V_{\mathrm{GS} 4}$ remain unchanged; that is, $V_{\mathrm{GS} 1}$ switches from negative to positive, and $V_{\text {GS3 }}$ switches from positive to negative. $\mathrm{S}_{3}$ exits the conducting state and reaches the off state, and $i_{\mathrm{S} 3}$ decreases rapidly. To maintain the output current, $\mathrm{D}_{1}$ starts freewheeling and conducting, $i_{\mathrm{D} 1}$ increases, and the current starts to shift from $S_{3}$ to $D_{1}$ quickly, as shown in Fig. 8(e). When the current completes its shift from $S_{3}$ to $D_{1}$, the diode enters a stable freewheeling process in mode 2 , as shown in Fig. 8(a).

As indicated in the analysis above, mode switching between modes 2 and 4 results in a forced commutation circuit $A$, as shown in Fig. 8(f). The stray inductance of the circuit is

$$
\begin{equation*}
L_{\mathrm{A}}=L_{\mathrm{PP}^{\prime}}+L_{\mathrm{PO} 1}+L_{\mathrm{PO} 2}+L_{\mathrm{OU} 1}+L_{\mathrm{OU} 2}+L_{\mathrm{P}^{\prime} \mathrm{U} 2}+L_{\mathrm{P}^{\prime} \mathrm{U} 1} \tag{1}
\end{equation*}
$$

2) Forced Commutation II (for example, mode switching from 1 to 3 to 1): In area II (Fig. 5), the operation modes of the converter switch between modes 1 and 3 continually. The switching transients are shown in Fig. 9.

(a)

(c)

(b)

(d)

(e)

Fig. 9. Switching transient of mode switching from 1 to 3 to 1 . (a) Steady state of mode 1. (b) Transient state from mode 1 to 3. (c) Steady state of mode 3. (d) Transient state from mode 3 to 1. (e) Equivalent circuit of forced commutation circuit A.

When the operation mode switches from mode 1 to mode 3, the switching of the driving signals $V_{\mathrm{GS} 2}$ and $V_{\mathrm{GS} 4}$ remains unchanged; that is, $V_{\mathrm{GS} 1}$ switches from positive to negative, and $V_{\mathrm{GS} 3}$ switches from negative to positive. $\mathrm{S}_{1}$ begins to enter the off state, and $\mathrm{S}_{4}$ starts conducting. At this moment, the current $i_{\mathrm{S} 1}$ decreases while $i_{\mathrm{S} 4}$ increases and begins to shift from $S_{1}$ to $S_{4}$ quickly, as shown in Fig. $9(b)$. After $S_{1}$ shuts off completely, the converter enters the steady state in mode 3, as shown in Fig. 9(c).
When the operation mode switches from mode 3 to mode 1, the switching of the driving signals $V_{\mathrm{GS} 2}$ and $V_{\mathrm{GS} 4}$ remains unchanged; that is, $V_{\mathrm{GS} 1}$ switches from negative to positive, and $V_{\text {GS3 }}$ switches from positive to negative. At this moment, the current $i_{\mathrm{S} 1}$ increases while $i_{\mathrm{S} 4}$ decreases and begins to shift from $S_{4}$ to $S_{1}$ quickly, as shown in Fig. 9(d). After $S_{4}$ shuts off completely, the converter enters the steady state in mode 1, as shown in Fig. 9(a).
As indicated in the analysis above, mode switching between modes 1 and 3 also forms a forced commutation circuit A , as shown in Fig. 9(e). The circuit stray inductance remains to be $L_{\mathrm{A}}$.

The same process is observed when the converter operates in areas III and IV (Fig. 5). Mode switching between modes 5 and 3 and between modes 6 and 4 forms a forced commutation circuit B, as shown in Fig. 10.
The circuit stray inductance is


Fig. 10. Equivalent circuit of forced commutation circuit B. (a) Switching between modes 5 and 3. (b) Switching between modes 6 and 4.

$$
\begin{equation*}
L_{\mathrm{B}}=L_{\mathrm{NN}^{\prime}}+L_{\mathrm{NO} 1}+L_{\mathrm{NO} 2}+L_{\mathrm{OU} 1}+L_{\mathrm{OU} 2}+L_{\mathrm{N}^{\prime} \mathrm{U} 2}+L_{\mathrm{N}^{\prime} \mathrm{U} 1} \tag{2}
\end{equation*}
$$

3) Natural Commutation: During the operation states of the converter cycling between areas I, II, III, and IV (Fig. 5), a transient process occurs between modes 1 and 2, 3 and 4, and 5 and 6 . In the transition process, the driving signals and device voltages remain constant, and the current gradually declines to zero and then increases. This process is referred to as natural commutation. The corresponding transition process is shown in Figs. 6(a), (b), and (c).

## III. Impact of Different Types of Stray Inductance on Turn-off Voltage

We choose the integrated power module 4MBI300VG-120R-50 as the switching device of the experimental prototype. Each module contains two 1,200 V/300 A IGBTs and two $600 \mathrm{~V} / 300$ A RB-IGBTs. Thus, one module can be used as a single-phase T-type converter. The equivalent circuit and packaging of the module are shown in Fig. 11.

The converter comprises two forced commutation circuits. The detailed distribution of the stray inductance of the main circuit of the prototype (excluding load) is shown in Fig. 12.

The distribution is as follows:
a) Stray inductance of capacitor bank bus $\left(L_{s-c b b}\right)$ : $\mathrm{L}_{\mathrm{PP}}$, $\mathrm{L}_{\mathrm{P} 1 \mathrm{P} 2}, \cdots, \mathrm{~L}_{\mathrm{P}(n-1) \mathrm{Pn}}, \mathrm{L}_{\mathrm{NN} 1}, \mathrm{~L}_{\mathrm{N} 1 \mathrm{~N} 2}, \cdots, \mathrm{~L}_{\mathrm{N}(n-1) \mathrm{N} n}$
b) Stray inductance of connection bus ( $L_{s-c b}$ ): $\mathrm{L}_{\mathrm{P} n \mathrm{P}}, \mathrm{L}_{\mathrm{On} \mathrm{O}^{\prime \prime}}$, $\mathrm{L}_{\mathrm{N} n} \mathrm{~N}^{n}$
c) Stray inductance of power module $\left(L_{s-p m}\right): \mathrm{L}^{*}{ }_{\mathrm{PU} 1}, \mathrm{~L}^{*}{ }_{\mathrm{PU} 2}$, etc.
d) Stray inductance of power module bus $\left(L_{s-p m b}\right)$ : $\mathrm{L}_{\mathrm{P} \text { "P }}$, $\mathrm{L}_{\mathrm{O} " \mathrm{M}}, \mathrm{L}_{\mathrm{N} " \mathrm{~N}}$
e) Stray inductance of capacitance leads $\left(L_{s-c l}\right): \mathrm{L}_{(\mathrm{PO}) 1}$, $\mathrm{L}_{(\mathrm{PO}) 2}, \cdots, \mathrm{~L}_{(\mathrm{P} n \mathrm{O} n) 1}, \mathrm{~L}_{(\mathrm{P} n \mathrm{O} n) 2}, \mathrm{~L}_{(\mathrm{NO}) 1}, \mathrm{~L}_{(\mathrm{NO}) 2}, \cdots, \mathrm{~L}_{(\mathrm{N} n \mathrm{O} n) 1}$, $\mathrm{L}_{(\mathrm{N} n \mathrm{O} n) 2}$
To study the influence of the different types of stray inductance on the turn-off voltages of switching devices, we built a simulation model comprising the aforementioned stray parameters with the PSIM software. The major simulation parameters are shown in Table I. Among these parameters, $\mathrm{V}_{\mathrm{dc}}, f_{\mathrm{s}}, \mathrm{V}_{\mathrm{o}}, f_{\mathrm{o}}, \mathrm{P}_{\mathrm{o}}$, and $\mathrm{I}_{\mathrm{o}}$ are the major working indexes of the prototype, and $\mathrm{C}_{1}, \mathrm{C}_{2}, \mathrm{~L}_{f}$, and $\mathrm{C}_{f}$ are calculated with the


Fig. 11. Equivalent circuit and packaging of the power module. (a) Equivalent circuit. (b) Packaging.


Fig. 12. Stray inductance distribution of the main circuit.
TABLE I
Major Simulation Parameters

| $\mathbf{V}_{\mathrm{dc}} / \mathbf{V}$ | $f_{\mathbf{s}} / \mathbf{k H z}$ | $\mathbf{V}_{\mathbf{0}} / \mathbf{V}$ | $f_{\mathbf{o}} / \mathbf{H z}$ | $\mathbf{P}_{\mathbf{o}} / \mathbf{k W}$ |
| :---: | :---: | :---: | :---: | :---: |
| 700 | 5 | $220(\mathrm{rms})$ | 50 | 10 |
| $\mathbf{I}_{\mathbf{0}} / \mathbf{A}$ | $\mathbf{C}_{\mathbf{1}} / \mathbf{u F}$ | $\mathbf{C}_{2} / \mathbf{u F}$ | $\mathbf{L}_{f} / \mathbf{m H}$ | $\mathbf{C}_{f} / \mathbf{u F}$ |
| $15(\mathrm{rms})$ | 13,200 | 13,200 | 1.2 | 47 |

working indexes. The values are consistent with those of the experimental prototype used in the present study.

Theoretically, switches $\mathrm{S}_{1}$ and $\mathrm{S}_{2}$ can withstand a maximum voltage of $V_{\mathrm{dc}}$, whereas switches $\mathrm{S}_{3}$ and $\mathrm{S}_{4}$ can withstand a maximum voltage of $1 / 2 V_{\mathrm{dc}}$. Thus, the voltage environment when $S_{1}$ and $S_{2}$ are in the off state is obviously severe. Therefore, this study mainly focuses on the effects of stray inductance on the terminal voltage $V_{\mathrm{CE1}}$ of $\mathrm{S}_{1}$.

## A. Impact of Ls-cbb on Turn-off Voltage

The simulation waveform of $V_{\text {CE1 }}$ with no stray parameter considered is shown in Fig. 13(a). Resonance or voltage spike is not observed. The simulation waveform of $V_{\text {CE1 }}$ with $L_{s-c b b}$ in the commutation circuit $(10 \mathrm{nH})$ considered is shown in Fig. 13(b).

The results of the fast fourier transform (FFT) analysis of $V_{\text {CE1 }}$ when $L_{\text {s-cbb }}$ decreases from 100 nH progressively are shown in Fig. 14.
The simulation results indicate that during the off state of $\mathrm{S}_{1}$, $L_{s-c b b}$ resonates with the electrolytic capacitors. This effect causes the switching device to withstand fluctuating voltages.

When $L_{s-c b b}$ is 100 nH , the resonant peak voltage of $V_{\text {CE1 }}$


Fig. 13. Simulation waveform of $V_{\text {CE1 }}$. (a) Without stray parameters. (b) With $L_{s-c b b}(10 \mathrm{nH})$ considered.
approaches the output voltage ( $220 \mathrm{~V}, 50 \mathrm{~Hz}$ ), and the waveform of $V_{\text {CE1 }}$ undergoes serious distortion. The FFT analysis shows that along with a reduction of $L_{s-c b b}$, the resonant frequency increases, but the resonant peak decreases. When the stray inductance is reduced to the lowest level, the resonance disappears or can be ignored.

## B. Impact of Ls-cb, Ls-pm, and Ls-pmb on Turn-off Voltage

As shown in Fig. 12, the stray inductance distributions of $L_{s-c b}, L_{s-p m}$, and $L_{s-p m b}$ are the same, and their effects on the terminal voltage of the switching device are similar. Therefore, we analyze them collectively.
According to the simulation results of the non-laminated bus bar, $L_{s-p m}$ (including $L_{s-c b}$ ) is approximately $50 \mathrm{nH} . L_{s-p m b}$ is 33 nH according to the datasheet of the power model, and it cannot be reduced. The simulation waveforms of $V_{\text {CE1 }}$ when $L_{s-p m}$ and $L_{s-p m b}$ are taken as 50 and 33 nH and as 5 and 33 nH , respectively, are shown in Fig. 15.
When $L_{s-p m}$ (including $L_{s-c b}$ ) is reduced from 50 nH to 5 nH , the total stray inductance of the commutation circuit is reduced significantly, and the voltage spikes are suppressed effectively. $L_{s-c b}, L_{s-p m m}$, and $L_{s-p m b}$ are the main factors that influence the voltage spikes.

## C. Impact of Ls-cl on Turn-off Voltage

The simulation waveforms of $V_{\text {CE1 }}$ when $L_{s-c l}$ is 10 nH and when the electrolytic capacitor is parallel with a 0.1 uF high-frequency capacitor are shown in Figs. 16(a) and (b), respectively. $L_{s-c l}$ also causes voltage spikes in the switching device. However, $L_{s-c l}$ is not significant; thus, its impact on the voltage spikes is inferior to that of $L_{s-c b}, L_{s-p m}$, and $L_{s-p m b}$. We can solve this problem by paralleling a number of high-frequency non-inductive capacitors between the large-capacity electrolytic capacitors.


Fig. 14. FFT analysis results of $V_{\text {CE1 }}$. (a) 100 nH . (b) 10 nH . (c) 1 nH . (d) 0.1 nH .

(a)

(b)

Fig. 15. Simulation waveform of VCE1. (a) 50 and 33 nH . (b) 5 and 33 nH .


Fig. 16. Simulation waveform of $V_{\text {CE1 }}$. (a) 10 nH . (b) In parallel with a 0.1 uF .

## IV. Design of the Laminated Bus Bar

## A. Achieving the Conditions for the Laminated Bus Bar

According to mirror current theory of laminated bus bars, the following conditions should be met to effectively reduce stray inductances.
a) The commutation processes must have the same high-frequency commutation current flowing through all the coppers of the commutation circuits.
b) All the coppers constituting the commutation circuit must participate in the lamination.
The commutation circuit A shown in Fig. 17 is taken as an example to verify whether the commutation circuits A and B meet the conditions above. The mode switching between modes 2 and 4 changes the load current $i_{\mathrm{LD}}$ from $i_{\mathrm{D} 1}$ (U-D $\mathrm{D}_{1}-\mathrm{P}^{\prime}-\mathrm{P}-\mathrm{O}$ ) to $i_{\mathrm{S} 3}\left(\mathrm{U}-\mathrm{S}_{3}-\mathrm{O}\right)$.

Assuming a strong inductive load, the load current during the commutation process remains unchanged. Given that $S_{1}, S_{2}$, $\mathrm{S}_{4}$, and $\mathrm{D}_{2}$ are in the off state, the current flowing through them is 0 . The following result can be obtained from Kirchhoff's current laws:


Fig. 17. Equivalent circuit of forced commutation circuit A .

$$
\begin{equation*}
i_{\mathrm{D} 1}+i_{\mathrm{S} 3}=i_{\mathrm{LD}}=I \tag{3}
\end{equation*}
$$

As Kirchhoff's current law is valid for the full current, it is also valid for each harmonic component after Fourier decomposition. Therefore, $i_{\mathrm{S} 1}$ and $i_{\mathrm{S} 3}$ can be divided into AC and DC components.

$$
\begin{equation*}
I_{\mathrm{D} 1(\mathrm{dc})}+i_{\mathrm{D} 1(\mathrm{ac})}+I_{\mathrm{S} 3(\mathrm{dc})}+i_{\mathrm{S} 3(\mathrm{ac})}=I \tag{4}
\end{equation*}
$$

The load current during the commutation remains unchanged. As a result,

$$
\begin{equation*}
I_{\mathrm{D} 1(\mathrm{dc})}+I_{\mathrm{S} 3(\mathrm{dc})}=I \tag{5}
\end{equation*}
$$

Therefore,

$$
\begin{equation*}
i_{\mathrm{D} 1(\mathrm{ac})}=-i_{\mathrm{S} 3(\mathrm{ac})} \tag{6}
\end{equation*}
$$

The DC component of the commutation current does not act on the stray inductances. Thus, we can only consider the AC component. In (6), we can see that the high-frequency AC current flowing through $\mathrm{D}_{1}$ flows back to $\mathrm{S}_{3}$. As a result, they are in the same current loop. Therefore, condition $a$ is met. Commutation loop B can also be proved using a similar method. The next step is to meet condition $b$ by employing all the coppers of the commutation circuits A and B in the stack of the designed bus bar.

## B. Design and Simulation of the Laminated Bus Bar

At the input side of the converter, the electrolytic capacitors in series-parallel connection generate significant connection inductances. As a result of the large dimension of the electrolytic capacitors, the distance between them and the distance between power devices considerably differ. If we use an ordinary connection, then the connection inductances may cause the uneven distribution of the high-frequency current between adjacent and distant electrolytic capacitors. Consequently, the adjacent electrolytic capacitors become heated easily and thus exhibit a short operating life. Therefore, in addition to the circuit inductances of the commutation circuits A and B, the stray inductances of the capacitor bank bus need to be reduced with the laminated bus bar. According to the distribution of the stray inductances and condition $b$, the laminated bus bar is designed in groups; one group connects the electrolytic capacitors, and another group is connected to the power modules, as shown in Fig. 18.
The stray inductances of the capacitor bank bus can be reduced with the designed laminated bus bar. However, we cannot eliminate them completely, and stray inductances


Fig. 18. Structural diagram of the laminated bus bar.
remain in the leads of the capacitance. Therefore, the high-frequency capacitors $\mathrm{C}_{\mathrm{m} 1}, \mathrm{C}_{\mathrm{m} 2}, \ldots, \mathrm{C}_{\mathrm{m}}$ shown in Fig . 18 are added between the electrolytic capacitors. These high-frequency capacitors can absorb voltage spikes when the IGBT is turned off. They can also share the high-frequency electric current for the electrolytic capacitors.

The packet design introduces the connection inductances $\mathrm{L}_{\mathrm{P} n \mathrm{P}^{\prime}}, \mathrm{L}_{\mathrm{On} \mathrm{P}^{\mathrm{P}}}$, and $\mathrm{L}_{\mathrm{N} n P^{\prime \prime}}$ at the junction surface of the bus bar. A small amount of connection inductances $L_{P^{\prime \prime} P}, L_{P^{\prime \prime} M}$, and $L_{N^{\prime \prime} N^{\prime}}$ are also observed between the bus bar terminals $\boldsymbol{P}^{\prime \prime}, \boldsymbol{O}^{\prime \prime}$, and $N^{\prime \prime}$ and the power modules. Connection inductances can reduce the current stress of the electrolytic capacitors but also increase the turn-off voltage spikes. Thus, the snubber capacitors $\mathrm{C}_{\mathrm{sl}}$, $\mathrm{C}_{\mathrm{s} 2}, \mathrm{C}_{3}$, and $\mathrm{C}_{\mathrm{s} 4}$ are installed at the junction surface of the bus bar and the side near the power modules to allow the easy absorption of the energy of the connection inductances. With such design, the energy absorption problem of the stray inductance in the commutation circuit and the distribution of a high-frequency current between different capacitors are effectively resolved. Furthermore, the inductances of the commutation circuits A and B are reduced to a portion behind the snubber capacitors, as shown in Fig . 18.

According to the actual structure of the capacitor bank and the power module, the laminated bus bar is designed using the Ansoft Q3D software. The laminated bus bar and its surface current distribution are shown in Fig. 19. The surface current distribution is uniform, which indicates that their stray inductances are small. The simulation results of the stray inductances and capacitance parameters of each bus are shown in Tables II and III, respectively.

The non-laminated bus bar of the power module and its surface current distribution are shown in Fig. 20. The eddy and proximity effect of the surface current is obvious.

The simulation results of the stray inductances and capacitance parameters of the non-laminated bus bar is shown in Table IV. The stray inductance is large.

According to the simulation results and the data sheet of the power module, the commutation circuit inductances of A and B when using the laminated bus bar are

$$
\begin{align*}
L_{\mathrm{A}} & =\underbrace{L_{\mathrm{PP}^{\prime}}+L_{\mathrm{PO} 1}+L_{\mathrm{PO} 2}+L_{\mathrm{OU} 1}}_{L_{11}}+\underbrace{L_{\mathrm{OU} 2}+L_{\mathrm{P}^{\prime} 2}+L_{\mathrm{P}^{\prime} 1}}_{L_{12}}  \tag{7}\\
& =16.711 \mathrm{nH}+33 n \mathrm{nH}=49.71 \mathrm{nH}
\end{align*}
$$



Fig. 19. Laminated bus bar and the surface current distribution of the power module and capacitor bank. (a) Laminated bus bar of the power module (single phase). (b) Surface current distribution of the power module bus bar (single phase). (c) Laminated bus bar of capacitor bank. (d) Surface current distribution of capacitor bank bus bar.

TABLE II
Results of the Stray Parameter Simulation of the Laminated Bus Bar of the Power Module

| Circuit | $\mathbf{C} /(\mathbf{p F})$ | $\mathbf{L}_{\mathrm{dc}} /(\mathbf{n H})$ | $\mathbf{L}_{\mathrm{ad}} /(\mathbf{n H})$ |
| :---: | :---: | :---: | :---: |
| $\boldsymbol{P}^{\prime \prime}-\boldsymbol{P}^{\prime}-\boldsymbol{U}-\boldsymbol{O}^{\prime \prime}$ | 539.02 | 16.711 | 11.909 |
| $\boldsymbol{N}^{\prime \prime}-\boldsymbol{N}^{\prime}-\boldsymbol{U}-\boldsymbol{O}^{\prime \prime}$ | 569.32 | 17.718 | 12.176 |

$$
\begin{align*}
L_{\mathrm{B}} & =\underbrace{L_{\mathrm{NN}^{\prime}}+L_{\mathrm{NO} 1}+L_{\mathrm{NO} 2}+L_{\mathrm{OU} 1}}_{L_{B 1}}+\underbrace{L_{\mathrm{OU} 2}+L_{\mathrm{N}^{\prime} 2}+L_{\mathrm{N}^{\prime} \mathrm{U} 1}}_{L_{B 2}}  \tag{8}\\
& =17.718 n H+33 n H=50.718 n H
\end{align*}
$$

TABLE III
Results of the Stray Parameter Simulation of the Laminated Bus Bar of the Capacitor Bank

| Circuit | $\mathbf{C} /(\mathbf{p F})$ | $\mathbf{L}_{\mathrm{dc}} /(\mathbf{n H})$ | $\mathbf{L}_{\mathbf{a} \mathbf{a}} /(\mathbf{n H})$ |
| :---: | :---: | :---: | :---: |
| $\boldsymbol{P}-\boldsymbol{P}_{\boldsymbol{n}}-\boldsymbol{O}_{\boldsymbol{n}}-\boldsymbol{O}$ | 2808.1 | 8.9569 | 5.1867 |
| $\boldsymbol{N}-\boldsymbol{N}_{\boldsymbol{n}}-\boldsymbol{O}_{\boldsymbol{n}}-\boldsymbol{O}$ | 2904.1 | 9.0746 | 5.2751 |



Fig. 20. Non-laminated bus bar and the surface current distribution of the power module. (a) Non-laminated bus bar of the power module (single phase). (b) Surface current distribution 1. (c) Surface current distribution 2.

TABLE IV
Results of the Stray Parameter Simulation of the Non-laminated Bus Bar of the Power Module

| Circuit | $\mathbf{C}(\mathbf{p F})$ | $\mathbf{L}_{\mathrm{dc}}(\mathbf{n H})$ | $\mathbf{L}_{\mathbf{a c}}(\mathbf{n H})$ |
| :---: | :---: | :---: | :---: |
| $\boldsymbol{P}^{\prime \prime}-\boldsymbol{P}^{\prime} \mathbf{-} \boldsymbol{U}-\boldsymbol{O}^{\prime \prime}$ | 4.6503 | 73.798 | 53.398 |
| $\boldsymbol{N}^{\prime \prime}-\boldsymbol{N}^{\prime}-\boldsymbol{U}-\boldsymbol{O}^{\prime \prime}$ | 4.6491 | 73.745 | 53.013 |

where $L_{\mathrm{A} 1}$ and $L_{\mathrm{B} 1}$ are the stray inductances of the power module bus bars of the commutation circuits A and B;
$L_{\mathrm{A} 2}$ and $L_{\mathrm{B} 2}$ are the internal stray inductances of the power module. The stray inductance of the device itself cannot be reduced.

Similarly, when using the non-laminated bus bar, the stray


Fig. 21. Design of the laminated bus bar. (a) Simulation design result. (b) Physical design result.
inductances of the commutation circuits A and B are

$$
\begin{align*}
L_{\mathrm{A}}^{\prime} & =\underbrace{L_{\mathrm{PP}}}_{L_{A 1}^{\prime}}+L_{\mathrm{PO} 1}+L_{\mathrm{PO} 2}+L_{\mathrm{OU} 1} \tag{9}
\end{align*}+\underbrace{L_{\mathrm{OU} 2}+L_{\mathrm{P}^{\prime} 2}+L_{\mathrm{P}^{\prime} \mathrm{U}}}_{L_{A 2}}, ~\left(33.798 n H+33 n H=106.798 n H=2.148 L_{A} .\right.
$$

By contrasting (7), (8), (9), and (10), we deduce the following:
a) $L_{A I}=22.7 \% L_{\mathrm{A} 1}^{\prime}, L_{B I}=24.1 \% L_{\mathrm{BI} 1}^{\prime}$. The stray inductance can be reduced significantly with the laminated bas bar.
b) $L_{A}^{\prime}=2.148 L_{\mathrm{A}}^{\prime}, L_{B}^{\prime}=2.105 L_{\mathrm{B}}^{\prime}$. The stray inductance of the power module ( 33 nH ) is significant. Thus, the whole stray inductance of the commutation circuits can be reduced by half through the laminated bus bar design. In this way, the voltage spikes caused by the stray inductance can be effectively reduced.
To solve the problem of insulation and the large connection inductance at the interface caused by packet design, we develop an integrated optimization design between two bus bar groups. The final effect and real bus bar are shown in Fig. 21.

## V. EXPERIMENT AND ANALYSIS

To verify the theoretical and simulation results, we build two T-type converter prototypes using non-laminated and laminated bus bars, as shown in Figs. 22(a) and (b), respectively.

The waveforms of the output voltage $v_{\mathrm{o}}$ and terminal voltages $V_{\text {CE1 }}$ and $V_{\text {CE2 }}$ of switches $\mathrm{S}_{1}$ and $\mathrm{S}_{2}$ are shown in Fig.

(a)

(b)

Fig. 22. Two 10 kVA prototypes with different bus bars. (a) Non-laminated bus bar. (b) Laminated bus bar.


Fig. 23. $v_{\mathrm{o}}, V_{\mathrm{CE} 1}$, and $V_{\mathrm{CE} 2}$ waveforms with different bus bars. (a) Non-laminated bus bar. (b) Laminated bus bar.


Fig. 24. Turn-off voltage waveform of $S_{1}$ with different bus bars. (a) Non-laminated bus bar. (b) Laminated bus bar.

Fig. 23. $V_{\text {CE1 }}$ and $V_{\text {CE } 2}$ of Fig. 23(a) show large voltage spikes because of the commutation circuit current acting on the stray inductance at the off state. The terminal voltage waveform of $\mathrm{S}_{1}$ at the off state is shown in Fig. 24(a); the voltage spike $\Delta V_{1}$ $\approx 1 / 4 V_{\mathrm{CE} 1}$. By contrast, the voltage spikes of $V_{\mathrm{CE} 1}$ and $V_{\mathrm{CE} 2}$ in Fig. 23(b) are extremely small and insignificant.

The waveform of the terminal voltage of $S_{1}$ at the off state for the prototype with the laminated bus bar is shown in Fig. 24(b); the voltage spike $\Delta V_{2} \approx 1 / 8 V_{\text {CE1 }} \approx 1 / 2 \Delta V_{1} \cdot V_{L}=L \cdot d i / d t$; thus, under the same commutation circuit current, the half inductance reduces the switch voltage spikes by half. This outcome is consistent with the results of the loop inductance simulation. It also shows that the laminated bus bar effectively reduces the loop stray inductance of the T-type converter and that the turn-off voltage spike is significantly suppressed. Reducing the conduction EMI of the converter and improving its electromagnetic compatibility are favorable.

## VI. Conclusions

The complex stray inductances distributed within T-type converters affect the terminal voltages $V_{\mathrm{CE}}$ of switches in different ways. The stray inductance of the capacitor bank bus mainly causes the resonance of $V_{\mathrm{CE}}$ at a high voltage level during the off state of the switch. The stray inductances of the power module, power module bus, connection bus, and

TABLE V
Internal Inductance of the Power Model

| Terminal | L(nH) |
| :---: | :---: |
| P-N | 40 |
| P-M | 33 |
| M-N | 33 |

electrolytic capacitor cause the voltage spikes of $V_{C E}$ when the switch is turned off. The laminated bus bar design can effectively reduce the stray inductance of the bus. In this work, we develop a simulation and a physical design of a laminated DC bus bar in a T-type three-level converter with RB-IGBTs. Two 10 kVA experimental prototypes using non-laminated and laminated bus bars are built. The comparative experimental results show that the laminated bus bar design can significantly reduce the stray inductance of the commutation circuit of T-type converters and effectively suppress the turn-off voltage spikes of power devices. The experimental results verify the accuracy of the simulation and design. The laminated bus bar design can effectively reduce the conducted EMI and voltage stress of converters. It can also reduce system cost and improve system reliability.

## APPENDIX

The internal inductance of the power model (refer to the data sheet of 4MBI300VG-120R-50, http://www.fujielectric.com /products/semiconductor) is shown in Table V.

## REFERENCES

[1] Z. Lounis, I. Rasoanariv, and B. Davat, "Minimization of wiring inductance in high power IGBT inverter," IEEE Trans. Power Del., Vol. 15, No. 2, pp. 551-555, Apr. 2000.
[2] S. Li, L. M. Tolbert, F. Wang, and F. Z. Peng, "Reduction of stray inductance in power electronic modules using basic switching cells," in IEEE Energy Conversion Congress \& Exposition(ECCE), pp. 2686-2691, Sep. 2010.
[3] H. J. Beukes, J. H. R. Enslin, and R. Spee, "Bus bar design consideration for high power IGBT converters," in $28^{\text {th }}$ Annual IEEE Power Electronics Specialists Conference (PESC), Vol. 2, pp. 847-853, Jun. 1997.
[4] R. Yi and Z. M. Zhao, "Research on the turn-off characteristic of igct influenced by the stray inductance in high power inverters," Proceedings of the Csee, Vol. 27, No. 31, pp. 115-130, Dec. 2007.
[5] J. Wang, B. J. Yang, Z. X. Xu, Y. Deng, R. X. Zhao, and X. N. He, "Configuration of low inductive laminated bus bar in 750 kVA NPC three-level universal converter module of high power density," Proceedings of the Csee., Vol. 30, No. 18, pp. 47-54, May 2010.
[6] H. Ohashi, "Snubber circuit for high power gate turn-off thyristors," IEEE Trans. Ind. Appl., Vol. IA-19, No. 4, pp. 655-664, Jul. 1983.
[7] J. H. Suh, B. S. Suh, and D. S. Hyun, "A new snubber
circuit for high efficiency and overvoltage limitation in there level GTO inverters," IEEE Trans. Ind. Electron., Vol. 44, No. 2, pp. 145-156, Apr. 1997.
[8] P. Meng, X. Wu, J. Yang, H. Chen, and Z Qian, "Analysis and design considerations for EMI and losses of RCD snubber in flyback converter," in $25^{\text {th }}$ Annual IEEE Applied Power Electronics Conference and Exposition (APEC), pp. 642-647, Feb. 2010.
[9] S. Shirmohammadi and Y. S. Suh, "Low dissipative snubber using flyback type transformer for 10 kV IGCT in 7 MW wind turbine systems," in $17^{\text {th }}$ European Conference on Power Electronics and Applications (EPE'15 ECCE-Europe), pp. 1-10, Sep. 2015.
[10] M. C. Caponet, F. Profumo, R. W. De Doncker, and A. Tenconi, "Low stray inductance bus bar design and construction for good EMC performance in power electronic circuits," IEEE Trans. Power Electron., Vol. 17, No. 2, pp. 225-231, Mar. 2002.
[11] G. Skibinski and D. M. Divan, "Design methodology \& modeling of low inductance planar bus structures," in $5^{\text {th }}$ European Conference on Power Electronics and Applications, Vol. 3, pp. 98-105, Sep. 1993.
[12] A. Masato and W. Keiji, "Laminated bus bar design for power converter circuit considering structural and electrical limitations," IEEE Trans. Ind. Appl., Vol. 134, No. 4, pp. 447-453, Jan. 2014.
[13] Z. N. Ariga and K. Wada, "Laminated bus bar structure for low induced noise," in $7^{\text {th }}$ International Conference on Integrated Power Electronics Systems (CIPS), pp. 1-6, Mar. 2012.
[14] L. Ma, T. Kerekes, R. Teodorescu, X. M. Jin, D. Floricau, and M. Liserre, "The high efficiency transformer-less PV inverter topologies derived from NPC topology," in $13^{\text {th }}$ European Conference on Power Electronics and Applications (EPE'09), pp. 1-10, Sep. 2009.
[15] M. Schweizer and J. W. Kolar, "Design and implementation of a highly efficient three-level T-type converter for low-voltage applications," IEEE Trans. Power Electron., Vol. 28, No. 2, pp. 899-907, Feb. 2013.
[16] C. Verdugo, S. Kouro, C. Rojas, and T. Meynard, "Comparison of single-phase T-type multilevel converters for grid-connected PV systems," in IEEE Energy Conversion Congress and Exposition(ECCE), pp. 33193325, Sep. 2015.
[17] J. S. Lee and K. B. Lee, "Open-switch fault tolerance control for a three-level NPC/T-type rectifier in wind turbine systems," IEEE Trans. Ind. Electron., Vol. 62, No. 2, pp. 1012-1021, Feb. 2015.
[18] M. Takei, T. Naito, and K. Ueno, "The reverse blocking IGBT for matrix converter with ultra-thin wafer technology," in Proceedings of ISPSD'03, pp. 156-159, 2003.
[19] E. R. Motto, J. F. Donlon, M. Tabata, H. Takahashi, Y. Yu, and G. Majumdar, "Application characteristics of an experimental RB-IGBT (reverse blocking IGBT) module," in IEEE Industry Applications Conference, Vol. 3, pp. 1540-1544, Oct. 2004.
[20] K. Shimoyama, M. Takei, Y. Souma, A. Yajima, S. Kajiwara, and H. Nakazawa, "A new isolation technique for reverse blocking IGBT with ion implantation and laser annealing to tapered chip edge sidewalls," in IEEE International Symposium on Power Semiconductor Devices \& IC's, pp. 156-159, 2006.


Quandong Wang was born in China, in 1989. He received his B.S. degree in Electrical Engineering from Beijing Jiaotong University, Beijing, China, in 2012, and his M.S. degree in Electrical Engineering from the Academy of Armored Force Engineering, Beijing, China, in 2015. He is presently working toward his Ph.D. degree in navigational guiding and controlling in the School of Control Engineering, Academy of Armored Force Engineering. His current research interests include power electronics and electric drives, as well as navigational guiding and controlling.


Tianqing Chang was born in China, in 1963. He received his B.S. and M.S. degrees in Electrical Engineering and Automation from the Academy of Armored Force Engineering, Beijing, China, in 1985 and 1988, respectively. He received his Ph.D. degree in Concurrent Engineering from Tsinghua University, Beijing, China, in 1999. In 1995, he became an Assistant Professor in the Academy of Armored Force Engineering. Since 2000, he has been a Professor in the Academy of Armored Force Engineering. His current research interests include power electronics and electric drives, as well as navigational guiding and controlling.


Fangzheng Li was born in China, in 1973. He received his B.S. and M.S. degrees in Electrical Engineering from Shandong University, Jinan, China, in 1995 and 1998, respectively. He received his Ph.D. degree in Electrical Engineering from Tsinghua University, Beijing, China, in 2010. In 1998, he became a lecturer in the Academy of Armored Force Engineering. Since 2010, he has been an Assistant Professor in the Academy of Armored Force Engineering. His current research interests include power electronics and electric drives, as well as electromagnetic interference and electromagnetic compatibility.


Kuifeng Su was born in China, in 1976. He received his B.S. and M.S. degrees in Electrical Engineering and Automation from the Academy of Armored Force Engineering, Beijing, China, in 1998 and 2001, respectively. He received his Ph.D. degree in Computer Science and Technology from Tsinghua University, Beijing, China, in 2013. In 2005, he became a lecturer in the Academy of Armored Force Engineering. Since 2015, he has been an Assistant Professor in the Academy of Armored Force Engineering. His current research interests include power electronics and electric drives, as well as multi-source information fusion.


Lei Zhang was born in China, in 1974. He received his B.S., M.S., and Ph.D. degrees in Electrical Engineering and Automation from the Academy of Armored Force Engineering, Beijing, China, in 1997, 2000, and 2010, respectively. In 2002, he became a lecturer in the Academy of Armored Force Engineering. Since 2013, he has been an Assistant Professor in the Academy of Armored Force Engineering. His current research interests include power electronics and electric drives, as well as navigational guiding and controlling.


[^0]:    Manuscript received Oct. 12, 2015; accepted Feb. 4, 2016
    Recommended for publication by Associate Editor Chun-An Cheng.
    ${ }^{\dagger}$ Corresponding Author: 08291025@bjtu.edu.cn
    Tel: +86-10-66-717141, Fax: +86-10-66-717141, Academy of Armored Force Engineering
    *Dept. of Control Eng., Academy of Armored Force Engineering, China

