

**The influences of surface treatment and gas annealing conditions on the inversion behaviors of the atomic-layer-deposition Al<sub>2</sub>O<sub>3</sub> / n-In<sub>0.53</sub>Ga<sub>0.47</sub>As metal-oxide-semiconductor capacitor**

H. D. Trinh, E. Y. Chang, P. W. Wu, Y. Y. Wong, C. T. Chang, Y. F. Hsieh, C. C. Yu, H. Q. Nguyen, Y. C. Lin, K. L. Lin, and M. K. Hudait

Citation: [Applied Physics Letters](#) **97**, 042903 (2010); doi: 10.1063/1.3467813

View online: <http://dx.doi.org/10.1063/1.3467813>


View Table of Contents: <http://scitation.aip.org/content/aip/journal/apl/97/4?ver=pdfcov>

Published by the [AIP Publishing](#)

---

Copyright by the American Institute of Physics (AIP). Trinh, H. D.; Chang, E. Y.; Wu, P. W.; et al., "The influences of surface treatment and gas annealing conditions on the inversion behaviors of the atomic-layer-deposition Al<sub>2</sub>O<sub>3</sub>/n-In<sub>0.53</sub>Ga<sub>0.47</sub>As metal-oxide-semiconductor capacitor," *Appl. Phys. Lett.* 97, 042903 (2010); <http://dx.doi.org/10.1063/1.3467813>

Over **700** papers & presentations on multiphysics simulation



VIEW NOW ►

 COMSOL

# The influences of surface treatment and gas annealing conditions on the inversion behaviors of the atomic-layer-deposition $\text{Al}_2\text{O}_3/\text{n-In}_{0.53}\text{Ga}_{0.47}\text{As}$ metal-oxide-semiconductor capacitor

H. D. Trinh,<sup>1</sup> E. Y. Chang,<sup>1,a)</sup> P. W. Wu,<sup>1</sup> Y. Y. Wong,<sup>1</sup> C. T. Chang,<sup>1</sup> Y. F. Hsieh,<sup>1</sup>  
C. C. Yu,<sup>2</sup> H. Q. Nguyen,<sup>1</sup> Y. C. Lin,<sup>1</sup> K. L. Lin,<sup>1</sup> and M. K. Hudait<sup>3</sup>

<sup>1</sup>Department of Materials Science and Engineering, National Chiao Tung University, 1001 University Road, Hsinchu 300, Taiwan

<sup>2</sup>Instrument Technology Research Center, National Applied Research Laboratories, 20 R&D Road VI, Hsinchu Science Park, Hsinchu 300, Taiwan

<sup>3</sup>Department of Electrical and Computer Engineering, Virginia Tech, Blacksburg, Virginia 24061, USA

(Received 27 April 2010; accepted 25 June 2010; published online 29 July 2010)

The inversion behaviors of atomic-layer-deposition  $\text{Al}_2\text{O}_3/\text{n-In}_{0.53}\text{Ga}_{0.47}\text{As}$  metal-oxide-semiconductor capacitors are studied by various surface treatments and postdeposition annealing using different gases. By using the combination of wet sulfide and dry trimethyl aluminum surface treatment along with pure hydrogen annealing, a strong inversion capacitance-voltage (C-V) response is observed, indicating a remarkable reduction in interface trap state density ( $D_{it}$ ) at lower half-part of  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  band gap. This low  $D_{it}$  was confirmed by the temperature independent C-V stretch-out and horizontal C-V curves. The x-ray photoelectron spectroscopy spectra further confirm the effectiveness of hydrogen annealing on the reduction of native oxides. © 2010 American Institute of Physics. [doi:10.1063/1.3467813]

High carrier mobility III-V compound semiconductors are regarded as one of the best channel materials for the high performance low power complementary metal-oxide-semiconductor transistor application.<sup>1</sup> Among III-V compounds, the ternary alloy  $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  lattice matched to InP is one of the most attractive materials to be used due to its high low-field electron mobility and high saturation velocity.<sup>2</sup> Although many significant results were achieved on the fabrication of devices incorporation high dielectric constant (high  $k$ ) materials on III-V channel,<sup>3,4</sup> the high trap state density ( $D_{it}$ ) at high  $k$ /III-V compounds interface remains a main challenge. It is still too high to be implemented into upcoming technology nodes below 22 nm causing threshold voltage shifts and instabilities as well as a reduction in the effective channel mobility.<sup>5</sup> Recently, Lin *et al.* reported the true inversion behavior in  $\text{Al}_2\text{O}_3/\text{p-In}_{0.53}\text{Ga}_{0.47}\text{As}$  metal-oxide-semiconductor capacitor (MOSCAPs) by using sulfide treatment and postdeposition annealing (PDA) in forming gas.<sup>6</sup> This implies low interface states at upper-half band gap of  $\text{p-In}_{0.53}\text{Ga}_{0.47}\text{As}$ . For n-type InGaAs material, a similar result has not yet been achieved. There are many reports studying on atomic layer deposited different kind of high  $k$  materials such as  $\text{ZrO}_2$ ,<sup>2,7</sup>  $\text{Al}_2\text{O}_3$ ,<sup>6,8</sup>  $\text{HfO}_2$ ,<sup>9-12</sup>  $\text{AlLaO}_3$  (Ref. 13) on  $\text{n-In}_{0.53}\text{Ga}_{0.47}\text{As}$  with various surface treatments. However, the results always exhibited the “bump” on capacitance-voltage (C-V) curves in inversion region, implying high interface trap states at lower-half part of band gap. In this paper, we examine the inversion behavior of C-V curves on atomic layer deposition (ALD)  $\text{Al}_2\text{O}_3/\text{n-In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOSCAPs by using the combination of *ex situ* sulfide solution surface treatment and *in situ* trimethyl aluminum (TMA) pretreatment. Strong inversion layer was achieved after using this treatment and  $\text{H}_2$  gas PDA.

The wafers used in this study were solid source molecular beam epitaxy grown 100 nm  $\text{n-In}_{0.53}\text{Ga}_{0.47}\text{As}$  layer ( $5 \times 10^{17}/\text{cm}^3$  doping) on  $\text{n}^+\text{-InP}$  substrates. After degreasing in acetone and isopropanol, the native-oxide-covered sample without surface treatment (sample S1) and the sample after wet sulfide treatment were loaded into the ALD chamber. The wet sulfide treatment was performed using 1 min  $\text{HCl}:\text{H}_2\text{O}=1:10$  solution followed by 20 min  $(\text{NH}_4)_2\text{S}$  (20%): $\text{H}_2\text{O}=1:3$  solution at room temperature. In the ALD chamber, *in situ* TMA pretreatments had been employed by using ten cycles of TMA/ $\text{N}_2$  (half ALD cycles) followed by the growth of 180 cycles ( $\sim 18$  nm) of  $\text{Al}_2\text{O}_3$  films. High purity  $\text{N}_2$  was used as purging gas and wafers were kept at 300 °C during both pretreatment and deposition processes. After oxide deposition, sample S1 and sulfide-treated sample (sample S2) were both annealed at 500 °C in  $\text{N}_2$  gas for 10 min. Another sulfide-treated sample (sample S3) was postdeposition annealed at 500 °C in  $\text{H}_2$  gas for 10 min. Ti/Pt/Au gate metal was subsequently deposited and formed by lift-off process. Finally, Au/Ge/Ni/Au back side Ohmic contact was deposited and postdeposition annealed at 400 °C in  $\text{N}_2$  gas for 30 s.

The multifrequency capacitance-voltage (C-V) and conductance-voltage (G-V) characteristics were measured using an HP4284A LCR meter. The x-ray photoelectron spectroscopy (XPS) measurement was also performed to probe chemistry at the oxide/ $\text{n-InGaAs}$  interfaces. The measurement used a commercial Microlab 350 XPS system equipped with an Al  $K\alpha$  source.

For the samples with PDA in  $\text{N}_2$  (samples S1 and S2), the C-V multifrequency responses (1 kHz–1 MHz) are shown in Fig. 1, the inset in Fig. 1(b) is the corresponding conductance-voltage (G-V) curves of sample S2. At the gate voltage ranges from  $-4$  to  $-1$  V, sample S1 exhibits inversion bumps at high frequency and low frequency-like behavior at frequency smaller than 10 kHz as shown in Fig. 1(a). This C-V response is similar to previous reports<sup>9-11,13,14</sup> and

<sup>a)</sup>Author to whom correspondence should be addressed. Electronic mail: edc@mail.nctu.edu.tw.




FIG. 1. (Color online) Multifrequency C-V responses in (a) TMA treated and (b) sulfide+TMA treated  $\text{Al}_2\text{O}_3/\text{n-In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOSCAPs, with PDA in  $\text{N}_2$  gas. The inset in Fig. 1(b) shows the conductance-voltage (G-V) characteristics of the sample S2.

it is believed this behavior dominated by the high interface trapping states.<sup>9,10,14</sup> The C-V curves of sample S2 shows low frequency behavior with inversion carrier layer occurred at a frequency around 4 kHz. The observed inversion layer originates from (i) the abrupt change in C-V curves from depletion region to inversion region and (ii) the absence of the G-V peaks at frequency smaller than 10 kHz [see the inset in Fig. 1(b)]. The absence of G-V peaks indicates that the contribution of interface trap loss to the conductance is virtually masked by the contribution of inversion carrier loss.<sup>15</sup> The appearance of the inversion layer implies the reduction in trapping states at lower half-part of the band gap.

Figure 2(a) shows the multifrequency C-V responses of sample S3, the inset in this figure shows the corresponding G-V curves. “Low-frequency” C-V behavior with “flat,” no bump inversion response at frequency as high as 1 MHz indicates that the minority carriers (holes) could be generated and freely moving to form an inversion layer. This is confirmed by the absence of G-V peaks due to the inversion carrier loss as shown in the inset in Fig. 2(a). The “free” inversion generation implies large decrease in interface trapping effect, i.e., a significant reduction in interface traps density at lower half-part of InGaAs band gap. High inversion capacitance equal to oxide capacitance ( $C_{\text{ox}}$ ) was obtained at frequency around 1 kHz [Fig. 2(a)], implying that at this value of frequency, minority carriers response freely to signal and forms a fully inverted layer. This result is consistent with previous report,<sup>11</sup> which estimated the response time,  $\tau_R$  of minority carrier in  $\text{n-In}_{0.53}\text{Ga}_{0.47}\text{As}$  is about  $10^{-3}$  s.

Figure 2(b) shows the C-V characteristics measured at 10 kHz at different temperatures for sample S3. The increase in minority carrier response time,  $\tau_R$  versus temperature is




FIG. 2. (Color online) (a) Multifrequency C-V responses in sulfide+TMA treated  $\text{Al}_2\text{O}_3/\text{n-In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOSCAPs, with PDA in  $\text{H}_2$  gas. (b) The temperature dependent C-V responses at 10 kHz of the same sample. The inset in Fig. 2(a) shows the conductance-voltage (G-V) characteristics; the inset in Fig. 2(b) shows the temperature dependent C-V responses at 1 kHz.

clearly seen as evidenced by the increase in inversion capacitance. At frequency of 1 kHz, a fully inversion layer is formed, thus, the inversion capacitance becomes independent of temperature [the inset in Fig. 2(b)]. As show in Fig. 2(b), the accumulation capacitance is almost unchanged and the C-V curves do not shift horizontally with the temperature. The inset in Fig. 2(b) shows clearly the identical C-V stretch-out at different temperatures. These characteristics further confirm the reduction in interface charge trap density.

The As  $2p_{3/2}$ , In  $3d_{5/2}$ , and Ga  $2p_{3/2}$  XPS spectra of the native oxide-covered InGaAs surface, the  $\text{Al}_2\text{O}_3/\text{InGaAs}$  interface as deposited and after PDA in  $\text{N}_2$  and  $\text{H}_2$  gases are shown in Figs. 3(a) and 3(f), respectively. Although TMA treatment is effective in the reduction in As-O and Ga-O bonds as shown in Fig. 3(b), the amount of native oxides is still significant. A strong surface cleaning effect was made by using sulfide treatment followed by TMA pretreatment as indicated by the decrease in the native oxides signals in Fig. 3(c). By using TMA pretreatment, further removal of the native oxides is expected after sulfide treatment.<sup>16</sup> From Figs. 3(d) and 3(e), it is clearly seen that the decrease in  $\text{As}_2\text{O}_3$  oxide results in the increase relative signal of the Ga-related oxides after annealing in  $\text{N}_2$ . For the sample with TMA treatment only, significant amount of  $\text{As}_2\text{O}_3$  oxide is still remaining [Fig. 3(d)]. In contrast, as shown in Fig. 3(f), by using  $\text{H}_2$  annealing, the  $\text{As}_2\text{O}_3$  was almost completed removed while the reduction of Ga-related oxides also occurred but with a slightly increase of Ga-O/S bonds. The In-related oxides seem to be stable after both  $\text{N}_2$  and  $\text{H}_2$  annealing as indicated by the very similar In  $3d_{5/2}$  spectrum of the samples before and after annealing.




FIG. 3. (Color online) The As  $2p_{3/2}$ , In  $3d_{5/2}$ , Ga  $2p_{3/2}$  XPS spectra of (a) native oxide-covered InGaAs surface; (b) TMA treated sample, with ALD  $\text{Al}_2\text{O}_3$ , as deposited; (c) sulfide+TMA treated sample, with ALD  $\text{Al}_2\text{O}_3$ , as deposited; (d) TMA treated sample, with ALD  $\text{Al}_2\text{O}_3$ , after PDA in  $\text{N}_2$ ; (e) sulfide+TMA treated sample, with ALD  $\text{Al}_2\text{O}_3$ , after PDA in  $\text{N}_2$ ; (f) sulfide+TMA treated sample, with ALD  $\text{Al}_2\text{O}_3$ , after PDA in  $\text{H}_2$ .

Figure 4(a) shows the C-V responses of samples at frequency of 1 kHz. The simulation results of oxide/n- $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOSCAPs shows that the C-V curve of ideal device without any interface state density has an asymmetrical sharp with higher slope at negative voltage side and low minimum capacitance value,  $C_{\min}$ .<sup>17</sup> According to this result, in our case, the C-V characteristic of sample S3 indicates that this curve approach closest to the ideal curve as compared to either S1 or S2 (Fig. 4). By comparison, the evidence of high interface state density in sample S1 exhibited by the observation of highest value of  $C_{\min}$  as well as accumulation capacitance,  $C_{\text{acc}}$ .<sup>17</sup> The conductance method




FIG. 4. (Color online) (a) The comparison of C-V responses of sample S1, sample S2, and sample S3 at frequency of 1 kHz; (b) and (c) the  $G_p/\omega$ -f curves of sample S1 and sample S2, where  $G_p$  is the parallel conductance and  $\omega$  is the measured angular frequency.

with the application limited to the depletion region is used to estimate the interface trap density near midgap of sample S1 and sample S2.<sup>18</sup> From the  $G_p/\omega$  versus frequency curves shown in Figs. 4(b) and 4(c), the values obtained are about  $2.5 \times 10^{12} \text{ eV}^{-1} \text{ cm}^{-2}$  and  $5 \times 10^{11} \text{ eV}^{-1} \text{ cm}^{-2}$ , respectively, for sample S1 and S2. For sample S3, the inversion layer occurred at frequency as high as 1 MHz and the use of conductance method will overestimate. The  $D_{\text{it}}$  value of this sample, however, is smaller than that of sample S2, i.e.,  $< 5 \times 10^{11} \text{ eV}^{-1} \text{ cm}^{-2}$ .

In conclusion, the effects of various surface treatments and different gas annealing conditions on the electrical characteristics of ALD  $\text{Al}_2\text{O}_3/\text{n-In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOS capacitors were studied. We report the true inversion channel in  $\text{Al}_2\text{O}_3/\text{n-In}_{0.53}\text{Ga}_{0.47}\text{As}$  MOS capacitor structure by using the combination of *ex situ* sulfide treatment and *in situ* TMA pretreatment passivated surface and PDA in pure  $\text{H}_2$  gas. Both C-V and XPS data show a strong effect of  $\text{H}_2$  annealing on the reduction in interface trapping states. A true inversion behavior supports an evidence of the free movement of Fermi level at lower half-part band gap. However, further work is needed verify if it is a truly unpinned Fermi level.

The authors would like to thank the Taiwan National Science Council (under Contract No. NSC97-2221-E-009-156-MY2) for providing the financial support.

- <sup>1</sup>R. Chau, S. Datta, and A. Majumdar, Digest of the IEEE Compound Semiconductor Integrated Circuit Symposium, 30 October-2 November 2005, p. 17.
- <sup>2</sup>S. Kovshnikov, N. Goel, P. Majhi, H. Wen, M. B. Santos, S. Oktyabrsky, V. Tokranov, R. Kambhampati, R. Moore, F. Zhu, J. Lee, and W. Tsai, *Appl. Phys. Lett.* **92**, 222904 (2008).
- <sup>3</sup>Y. Q. Wu, W. K. Wang, O. Koybasi, D. N. Zakharov, E. A. Stach, S. Nakahara, J. Hwang, and P. D. Ye, *IEEE Electron Device Lett.* **30**, 700 (2009).
- <sup>4</sup>G. Dewey, R. Kotlyar, R. Pillarisetty, M. Radosavljevic, T. Rakshit, H. Then, and R. Chau, Tech. Dig. - Int. Electron Devices Meet. **2009**, 020.2.1.
- <sup>5</sup>C. L. Hinkle, M. Milojevic, E. M. Vogel, and R. M. Wallace, *Appl. Phys. Lett.* **95**, 151905 (2009).
- <sup>6</sup>H.-C. Lin, W.-E. Wang, G. Brammertz, M. Meuris, and M. Heyns, *Microelectron. Eng.* **86**, 1554 (2009).
- <sup>7</sup>R. Engel-Herbert, Y. Hwang, J. Cagnon, and S. Stemmer, *Appl. Phys. Lett.* **95**, 062908 (2009).
- <sup>8</sup>B. Shin, J. Cagnon, R. D. Long, P. K. Hurley, S. Stemmer, and P. C. McIntyre, *Electrochem. Solid-State Lett.* **12**, G40 (2009).
- <sup>9</sup>E. O'Connor, S. Monaghan, R. D. Long, A. O'Mahony, I. M. Povey, K. Cherkaoui, M. E. Pemble, G. Brammertz, M. Heyns, S. B. Newcomb, V. V. Afanas'ev, and P. K. Hurley, *Appl. Phys. Lett.* **94**, 102902 (2009).
- <sup>10</sup>E. O'Connor, R. D. Long, K. Cherkaoui, K. K. Thomas, F. Chalvet, I. M. Povey, M. E. Pemble, P. K. Hurley, B. Brennan, G. Hughes, and S. B. Newcomb, *Appl. Phys. Lett.* **92**, 022902 (2008).
- <sup>11</sup>Y. C. Chang, M. L. Huang, K. Y. Lee, Y. J. Lee, T. D. Lin, M. Hong, J. Kwo, T. S. Lay, C. C. Liao, and K. Y. Cheng, *Appl. Phys. Lett.* **92**, 072901 (2008).
- <sup>12</sup>R. D. Long, E. O'Connor, S. B. Newcomb, S. Monaghan, K. Cherkaoui, P. Casey, G. Hughes, K. K. Thomas, F. Chalvet, I. M. Povey, M. E. Pemble, and P. K. Hurley, *J. Appl. Phys.* **106**, 084508 (2009).
- <sup>13</sup>N. Goel, P. Majhi, W. Tsai, M. Warusawithana, D. G. Schlom, M. B. Santos, J. S. Harris, and Y. Nishi, *Appl. Phys. Lett.* **91**, 093509 (2007).
- <sup>14</sup>Y. Hwang, M. A. Wistey, J. Cagnon, R. Engel-Herbert, and S. Stemmer, *Appl. Phys. Lett.* **94**, 122907 (2009).
- <sup>15</sup>M. Passlack, M. Hong, and J. P. Mannaerts, *Solid-State Electron.* **39**, 1133 (1996).
- <sup>16</sup>M. Milojevic, C. L. Hinkle, F. S. Aguirre-Tostado, H. C. Kim, E. M. Vogel, J. Kim, and R. M. Wallace, *Appl. Phys. Lett.* **93**, 252905 (2008).
- <sup>17</sup>G. Brammertz, H. C. Lin, M. Caymax, M. Meuris, M. Heyns, and M. Passlack, *Appl. Phys. Lett.* **95**, 202109 (2009).
- <sup>18</sup>D. K. Schroder, *Semiconductor Material and Device Characterization* (Wiley, New York, 2006).