

## Thermal Noise Analysis of Switched Capacitor Networks

Sandip Kumar Pan  
 (Research Scholar)

**Abstract:** Thermal noise is one of the most important challenges in analogue intergrated circuits design. This problem is more critical in switched capacitor (Sc) filters due to the aliasing effect of wide band thermal noise. In these circuits, switching introduces a boost in the power spectral density of the thermal noise due to aliasing. Unfortunately, even though the theory of noise in Sc circuits is discussed in the literature, it is very tedious and requires highly sophisticated and not widely available software. The purpose of this paper is twofold. It provides a tutorial description of the physical phenomena taking place in anSc circuit while it processes noise. It also proposes some specialized but highly efficient algorithms for estimating the resulting sampled noise in Sc circuits, which need only simple calculations. A practical design procedure, which follows directly from the estimate, is also described. The accuracy of the proposed estimation algorithms is verified by simulation using spectre RF. As an example, it is applied to the estimation of the total thermal noise in a second order low-distortion delta sigma converter.

### I. Introduction


Now a day, sampled data circuits are widely used in integrated mixed signal system. Such functions include switched-capacitor filters, analog to digital converters and so on. The sampling of analog signals was discussed as early as the 1870's when James clark Maxwell developed the fundamental theory of sampled of sampled data circuits the equivalent resistance of a periodic switched capacitor is

$$R = \frac{Tc}{Kc}$$

During the late 1950s and early 1960s, the theory of sampled the data circuits evolved. However, they were not used widely until semiconductor technology was developed so that switches could be embedded into integrated circuits. In particular, Hodges and Gray of Berkely and Brodossen/Copeland found switches can be practically realized with MOSFETS. Sampled data circuits or switched-capaciotor circuits by using MOSFETS as switches have been widely used in analog design.


### II. Thermal Noise

Thermal noise is one of the issues of Sc circuits and has become the bottleneck of using the Sc circuits to achieve high resolution and high speed. The effect of thermal noise will be reviewed in this section. Take a 1<sup>st</sup> order Sc circuit as an example as shown in figure. When the switch is turned on in the first phase, it can be modeled as a resistor R as shown in fig(b). This is termed the track mode as sample mode of the sampling circuit. When the CLK is off in phase 2, it can be modeled by an open circuit as shown in Fig(c). Tis is termed the hold mode of the sampling circuit.



Single-transistor sampler (a) transistor implementation of switch (b) track mode (c) hold mode

Consider again the track and hold amplifier in fig, during the track mode, the MOSFET is operating in the triode region and behaves as a resistor,. During the hold mode, it acts as an open circuit. Any resistor, including the MOSFET when acting as a resistor in the track mode, is noisy and the dominant noise is often the thermal noise that is due to the random movement of electrons in the resistor. This can be modeled as a series noise voltage source as shown in below fig (a). When the switch opens, the capacitor voltage is ideally  $V_{in}(KT)$ , where T is the clock period and where it is assumed that the phase of the clock is such that time KT is near the end of the hold interval of the K<sup>th</sup> clock period. The actual voltage on the capacitor will differ from the ideal value by a noise voltage  $V_n(KT)$  due to the thermal noise coming from the switch resistance that was present during the track mode. The clock phasing is shown in below fig.. The noise voltage  $V_n(KT)$  is a noise sequence.



Timing Diagram of sampling Clock


The noise power spectral density of a resistor R is equal to  
 $SR = 4KTR$  .....(i)

The transfer function from input to output is  
 $H(jw) = \frac{1}{1+jwRC}$  .....(ii)

The noise voltage on the capacitor during the track mode has noise spectral density  
 $S_{V_{out}} = 4KTR \left( \frac{1}{1+(RCW)^2} \right)$  .....(iii)

Where,  $W = 2\pi f$  The RMS noise voltage on the capacitor is given by

$$V_{RMS} = \sqrt{\int_{f=0}^{\infty} S_{V_{out}} df} = \frac{4KTR}{1+W^2R^2C^2} df \dots \dots \dots (iv)$$



This is independent of the size of the resistor R. For switched-capacitor networks, people usually use  $\sqrt{KT}/C$  to express the thermal noise voltage contributed by switched capacitors. This equation is valid under the assumption that the bandwidth of thermal noise is much larger than the clock frequency, in other words, it is an oversampling circuit. The cut off frequency of the thermal noise in most cases exceed sampling rate by orders of magnitude. It will show that the RMS value as the power of the thermal noise calculated from the accurate spectrum analysis has the same order of magnitude of that from  $KT/C$  analysis.

**Thermal Noise Effects in a Delta Sigma Loop:-**

As an example of the use of described noise estimation algorithm, we shall next apply it to the design of a second order low distortion delta-sigma modulator. Its block diagram is shown in Fig1; the  $H(z)$  blocks represent  $S_c$  integrators using the circuit of Fig 2. The complete circuit is shown in fig-3. We shall assume an oversampling ration  $OSR=32$ , a maximum input signal power of  $0.25 V_2$  (- 6.0 dBV) and a desire 13 – bit performance (i.e, an SNR of 80.0 dB).

To find the minimum acceptable Values of the switched input capacitor  $C_{s1}$  and  $C_{s2}$  of the two integrators, and of the input capacitors of the quantizer Q, the following steps need to be performed.

- (i) Identify the thermal noise sources ( $S_c$  branches, op-amps) in the circuit.  
 In this circuit, there are five  $S_c$  branches (fig 2); one at the input of the first integrator (note that  $C_{s1}$  is shared between the input and feedback signal paths), one at the input of the second integrator, and three at the input of the quantizer. There are also two op-amps, one in each integrator. The corresponding noise sources are indicate in fig1.
- (ii) Find the Voltage and power transfer functions from each noise source to the output.  
 This may be done numerically, using a dedicated  $S_c$  analysis program, or analytically. We shall illustrate the latter method. Using  
 $H(z) = Z^{-1}/1-Z^{-1}$  ..... (a)

The noise voltage transfer function from the input of the first integrator to the output of the modulator is found to be

$$NTF_{i1}(z) = \frac{H2+2H}{1+2H+H2} = 2Z^{-1} - Z^{-2} \dots\dots\dots (b)$$

(iii) Add the noise powers due the individual noise sources to obtain the total output thermal noise; equate it to the permissible noise, and use this to find the minimum valus of the Sc.

The minimum value of Cs1 can be obtained directly

$$Cs1 \approx 7.24 \times 10^{-2} KT/V^2 = 0.16pF$$

The other Sc may be chosen to be much smaller than Cs<sub>1</sub>




Fig – (2) Schematic of the feed forward topology

In general, a simple optimization can be performed to minimize the total capacitance for a desirable thermal wise level.

### III. Conclusion

The effect of thermal noise generated by the switches and op-amp devices in an SC Circuit were analyzed. The analysis was simplified by assuming that the circuit contains only first order blocks (SC branches, feedback op-amps), all designed to settle within half a clock period. This very practical assumption allowed a simple noise estimation process, resulting in a noise model consisting of input and output referred equivalent noise sources. The model was verified by comparing the estimation result for a typical SC integrator with those given by a state of the art CAD program.

Based on the model, an optimum strategy was also suggested for the design of SC integrators incorporating thermal noise considerations. Finally, an example illustrated the use of the proposed estimation process in the design of a second order delta – sigma modulator.

### References

- [1]. D.A. Johns and K. Martin, Analog integrated circuit Design. New York, Wiley, 1997.
- [2]. C. Enz and G.C. Temes, "Circuit techniques for reducing the effects of op-amp imperfections. Autozeroing, Correlated double sampling, and chopper stalization," Proc. IEEE, vol. 84, No. 11, PP. 1584-1614, Nov. 1996.
- [3]. R. Gregorian and G.C.Temes, Analog MOS Integrated Circuits for signal processing. New York. Wiley, 1986, Sec 7.4
- [4]. R. Schreier and G.C Temes, Understanding Delta Sigma Data Converters, Piscataway, NJ: JEEE Press/Wiley, 2005. Appendinc.
- [5]. J. Stecusgard, "Noise sources in switched capacitor delta sigma modulators", in Lecture Notes for "Practical Approach to Delta Sigma Design, Lansanne, Switzerland, Jan. 21-25, 2004 [online]
- [6]. Available [http://www.steensgaard.org/jesper/publications.htm#DSM\\_NOISE\\_2004.06.23](http://www.steensgaard.org/jesper/publications.htm#DSM_NOISE_2004.06.23)
- [7]. W.K. and G.C Terms, "Offset-compensated switched-capacitor integrators", in Proc. IEEE Int. Symp. Circuits ans systems. May 1990, PP- 2829-2832.
- [8]. Heck, Introduction to Maple NewYork, SpeingerVerlag, 2003.
- [9]. K. Kundert Simulating switched capacitor lters with spectre RF [online]. Available : <http://www.designers-guide.com/Analysis//sc-lters.pdf>
- [10]. L. Toth, I. Yusim and K. Suyama, "Noise analysis of ideal switched capacitor networks."
- [11]. IEEE Trans Circuitssyst.I, Fundam. Theory Appl. Vol. 46, no. 3, pp.xx-xx, Man 1999
- [12]. ARTICLE: - Realization of switched capacitor networks & study of their performance advantage by A.K. Thakur (bulletin of pure & applied sciences, New Delhi)