#### [Technical Paper]

# Thermal Transient Test Based Thermal Structure Function Analysis of IGBT Package

Yafei Luo\*,\*\*\*, Yasushi Kajita\*\*, Tomoyuki Hatakeyama\*\*\*, Shinji Nakagawa\*\*\*, and Masaru Ishizuka\*\*\*

\*Mentor Graphics Japan, Trust Tower 20F, Kita-Shinagawa 4-7-35, Shinagawa-ku, Tokyo 140-0001, Japan

\*\*Nagoya Municipal Industrial Research Institute, Atsuda-ku 6-3-4-41, Nagoya-shi 456-0058, Japan

\*\*\*Toyama Prefectural University, Kurokawa 5180, Imidu-shi, Toyama-ken 939-0398, Japan

(Received July 21, 2014; accepted October 1, 2014)

#### Abstract

In this article an IGBT package is measured using thermal transient test method following JESD 51-14 standard. In order to study the thermal structure in the package, a detailed CFD (Computational Fluid Dynamics) simulation model is also created and calibrated against the physical device using structure function. By the calibrated CFD model the package's thermal behavior is studied. The purpose of this paper is to illustrate the process of calibrating CFD model to get a "thermally identical" representation of physical devices.

**Keywords:** Thermal Analysis, Power IGBT, Measurement and Instrumentation, Thermal Transient Test, Structure Function, Thermal CFD Simulation, Thermal Model Calibration

#### Background

For decades IGBT device has being asked for higher power density and higher reliability to meet serious application requirements. Power cycling is known to be one of the most serious reasons of device delamination because die temperature swings the largest scale up to  $\Delta T_j > 150$ degC. This temperature swing causes Large heat expansion and results in the physical delamination which impacts the reliability. Die-attach, the closest adhesive layer to the IGBT die, must be designed and manufactured to survive the temperature rise and fall. The challenges to the die-attach material and manufacture process is big and request effective and accurate methodology which is able to investigate the thermal structure in a physical device.

Using structure functions[1] to do measurement based thermal analysis for electrical components has been proven accurate and effective. In former paper[2] isothermal surface way to understand structure function has been discussed and proven available by experiment.[4] In this article, we also adopt structure function method and use model calibration technique[3, 4] for thermal structural analysis on a commercial device sample.

## Experiment

SOT-227 package IGBT component is chosen as experi-



Fig. 1 Outline of SOT-227 package IGBT.





mental sample. As shown in Fig. 1 the device capability is rated to 100 A @  $T_c = 25$  degC and designed for high speed switching application.

Test circuit is shown in Fig. 2. Constant voltage is applied to IGBT's gate terminal to keep the device open to allow current flow through during the measurement. Two separate current sources provide heating current and sensing current respectively. High speed switch turns on/ off the high-current source in several micro seconds and a dedicated high-speed high-accuracy measurement channel is used to record the temperature change during cooling phase. The test sequence is illustrated in Fig. 3. The measurement follows the static test method standardized in JEDEC JESD 51-1 and JESD 51-14. Test conditions are shown in Table 1.

## **TSP** measurement

TSP (Temperature sensitive parameter) is also measured following JESD 51-1. 1 A sensing current is adopted to suppress electrical noise providing highly repeatable measurement result. Temperature sensitivity result is shown in Fig. 4, we can see high linearity in its sensitivity of 1.024 mV/degC in normal temperature range.

#### Thermal transient measurement

The measured temperature response and thermal transient resistance Zth curve is shown in Fig. 5 and Fig. 6. The electric transient noise at the beginning  $0 \sim 50$  us is



Fig. 3 Thermal transient test sequence.

Table 1	Measurement	conditions.
I abic I	measurement	conunons

Heating current	30	А
Heating power	58.5	W
Sensing current	1	А
Gate Voltage	10	V
Heating time	30	Second
Cooling time	30	Second



compensated using "square-root" correction method standardized in JESD 51-14.

#### **Thermal Analysis**

For structural analysis purpose the sample was investigated in CT (Computed Tomography) scanner and then sliced at the center of IGBT die to obtain accurate die size and thickness of all composing layers. See Fig. 7.

There is another die of a diode on the other side next to IGBT die as can be seen in CT picture in Fig. 7. Obviously this diode does not affect IGBT's thermal structure so that it will not be discussed in this article.

T3Ster Master: Recorded functions



Fig. 7 CT and cross-section investigation picture.

IGBT Die size	7.0  imes 11.5	mm
IGBT Die	140	μm
Die attach	100	μm
Copper	900	μm
Solder	50	μm
Insulation	650	μm
Copper Frame	2,050	μm

the package.

Table 2 Dimension of all composing layers in



Cross-section and Top view of CFD model. Fig. 8

According to the dimensional information in Table 2, a detailed CFD model is built for this IGBT package. See Fig. 8.

The next step is to calibrate detailed thermal CFD model against transient measurement result based on structure function. There is delicate discussion about model calibration methodology in other papers. [2, 3]

In the experiment environment, IGBT sample is mounted to a large cold-plate using 3.4 W/mK thermal grease as thermal interface material and constant pressure is also applied. The cold plate is liquid cooled driven by a circulator to fix its plate temperature at 25 degC (same as room temperature). In the simulation environment, IGBT model is also attached to a similar cold plate with fixed plate temperature of 25 degC and ambient air temperature is also set to the same 25 degC.

The final calibrated structure functions of simulation model and the experiment result are shown in Fig. 9. We can observe good match before 0.32 K/W which is supposed to be inside IGBT package. After 0.32 K/W two structure functions differs because boundary condition in simulation is ideal while not in reality. Anyway, the difference in cold plate after 0.32 K/W is not what we are interested in, so it can be ignored here in this article.

To make simulation model match experimental struc-

T3Ster Master: cumulative structure function(s) 0.3252 10000 100 [Ws/K] Cfł 0.0 0.05 0.1 0.15 0.2 0.25 0.3 0.35 0.4 0.45 Rth [K/W]

Fig. 9 Experiment and simulation structure function.



Fig. 10 Heat source area and its temperature monitor points.

ture function, heat source area is reduced by about 25% from die area.

Figure 10 shows heat source area locating in the center of die of dimension of 5.25 mm  $\times$  8.63 mm  $\times$  30  $\mu$ m.

In the measurement, die temperature is monitored by sampling V<sub>ce</sub> voltage from external pin of the package, therefore the value is actually weighted average temperature on the whole heating area. So far there is no test method to capture accurate junction temperature distribution inside the die, so we need to "simulate" the measured die temperature to make simulation results match experimental results. The way of using "averaged" temperature for model calibration is necessary and was also discussed in former paper.[4]

The approach adopted in this article is to put  $12 \times 16$ monitor points in an array uniformly in heat source area then average all 196 points after transient simulation. This averaging method does not necessarily behave in exactly the same way as physical phenomenon, but it does reproduce the same thermal transient response which is just what we want.

#### Heat source area discussion

During the model calibration process, we found size of heat source area has great impact upon thermal structure inside device package.

Figure 11 shows the structure functions of three differ-



Fig. 11 Structure function if heat source is of the same size as die.



Fig. 12 Heat flux distribution of "LargerSrc," "Best Match" and "SmallerSrc" simulation model.

ent heat source sizes.

"LargerSrc": 7.0 mm  $\times$  11.5 mm = 80.5 mm<sup>2</sup>

"BestMatch":  $5.3 \text{ mm} \times 8.6 \text{ mm} = 45.6 \text{ mm}^2$ 

"SmallerSrc": 4.2 mm  $\times$  6.9 mm = 29.0 mm<sup>2</sup>

Die size:  $7.0 \text{ mm} \times 11.5 \text{ mm} = 80.5 \text{ mm}^2$ 

We can easily find both  $R_{th}$  (Thermal resistance) and  $C_{th}$  (Thermal capacitance) of die-region in structure function changes in proportion to active heat source area. This can be again confirmed in heat flux view as shown in Fig. 12. The larger the heat source area the wider heat flux spreads then results in more active  $C_{th}$ . On the opposite, smaller heat source area produces higher heat flux in a smaller region and results in larger  $R_{th}$ .

In Fig. 12 we can also see heat source area has impact on die-attached region and further on copper layer and insulation layer. Heat flux concentrates significantly in all there layers in the package as heat source area becomes smaller, this makes it harder to remove heat from die and results in larger  $R_{th}$  which can be observed again in structure function in Fig. 11.

## Die-attach delamination discussion

Die-attach delamination is often caused by power cycling and increases thermal resistance of this layer finally destroy the component. In the calibrated simulation, we can easily increase die-attach thermal resistance without destroy a real sample. This is the advantage to use calibrated thermal model to study a physical phenomenon.

We tried to add contact thermal resistance between die-



Fig. 13 Structure functions of die-attach delamination model.

attach and copper layer by 5e-7  $\text{Km}^2/\text{W}$ , 2e-6  $\text{Km}^2/\text{W}$  and 1e-5  $\text{Km}^2/\text{W}$ . The structure functions are shown in Fig. 13.

We can see after die region in structure function, dieattach thermal resistance increases as the contact thermal resistance increases. From structure function we can read the increase in  $R_{th}$  is 0.0076 K/W, 0.0332 K/W, 0.1597 K/W respectively, which is just in proportion to the contact thermal resistance added. Further, we can also see less significant impact on the copper layer's while no effect in after copper layer.

#### Conclusion

In this article, we demonstrated how to do transient thermal test on an IGBT device and how to build calibrated thermal CFD model basing on measurement result.

To do accurate structural analysis correct dimensions of the sample are important. For multi-layer structure package like IGBT, X-ray scanning is not enough, it can be used to identify the position and size of target die but destructive investigation is also necessary to obtain accurate thickness information of all layers. Once the CFD simulation model is calibrated successfully, we can use this model to study any thermal characteristics of the device package.

As discussed, heat source area has great impact on the whole thermal structure of the package, while die-attach delamination affects adjacent neighbor layers much more significant than others.

# References

- V. Székely and T. Van Bien, "Fine structure of heat flow path in semiconductor devices: a measurement and identification method," Solid- State Electron., Vol. 31, pp. 1363–1368, 1988.
- [2] Y. Luo, "Use Isothermal Surface to Help Understanding the Spatial Representation of Structure Function," Transactions of The Japan Institute of Electronics Packaging, Vol. 5, No. 1, pp. 63–68, 2012.

Yafei Luo was born in 1980, China. Graduated from Peking University with B.S. degree in 2003 and obtained M.E. degree in Florida International University in 2005. He has 5 years' experience of ASIC design/verification and now his work is focusing on thermal measurement and analysis as senior

application engineer in Mentor Graphics Japan Co., Ltd.



Yasushi Kajita received the B.E. degree in 1996, M.E. degree in 1998 from Nagoya University and Ph.D. degree in 2011 from Nagoya Institute of Technology in Japan. He has been with the Nagoya Municipal Industrial Research Institute in 2002. He has been engaged in research on thermal design of

electronic devices.



**Tomoyuki Hatakeyama** received the B.E. degree in 2003, M.E. degree in 2005 and the Ph.D. degree in 2008, all from Tokyo Institute of Technology in Japan. He is an assistant professor of Mechanical Systems Engineering at Toyama Prefectural University.

- [3] A. Vass-Varnai, R. Bornoff, S. Ress, Y. Luo, A. Poppe, G. Farkas, and M. Rencz, "Thermal Simulations and Measurements – a Combined Approach for Package Characterization," ICEP 2011 Japan.
- [4] Y. Luo, M. Ishizuka, and T. Hatakeyama, "Experimental verification of the relationship between isothermal surface and structure function," Journal of The Japan Institute of Electronics Packaging, Vol. 17, No. 4, pp. 307–311, July 2014.



Shinji Nakagawa received the B.E. degree in 1993, M.E. degree in 1995 and the Ph.D. degree in 1999, all from Doshisha University in Japan.

From 1999 to 2001, he studied turbulent flow at the University of Illinois. From 2001 to 2003, he was an assistant professor of

Mechanical Systems Engineering at Aoyama Gakuin University. He was a lecturer from 2003 to 2008, and is currently an associate professor of Mechanical Systems Engineering at Toyama Prefectural University, Japan.



**Masaru Ishizuka** received the B.S. degree in 1975, M.S. degree in 1977 and the Ph.D. degree in 1981, all from the University of Tokyo in Japan.

From 1981 to 2000, he worked for Toshiba Corporation, Kawasaki Japan, where he had been engaged in the research and develop-

ment of the cooling technology of electronic equipment. From 2000 to 2003, he was an associate professor and from 2003 to 2013, a professor of Mechanical Systems Engineering at Toyama Prefectural University, Japan. He is currently a president of Toyama Prefectural University. He is a Fellow of ASME and JSME.