Three-Phase PWM Boost–Buck Rectifiers With Power-Regenerating Capability

Jun Kikuchi, *Student Member, IEEE,* and Thomas A. Lipo, *Fellow, IEEE*

Abstract—Three-phase pulsewidth-modulated (PWM) boost–buck rectifiers with power-regenerating capability are investigated. The converters under consideration are capable of: 1) both voltage step-up and step-down; 2) bidirectional power processing; and 3) almost unity-power-factor operation with nearly sinusoidal ac current. Expected advantages are: 1) applicability to lower voltage applications, e.g., direct retrofit to replace diode or thyristor rectifiers; 2) switching loss reduction in the inverter load; 3) low-order harmonic control in the inverter load output voltage; 4) blanking time effect mitigation in the inverter load; and 5) a modest level of voltage sag/swell compensation. In this paper, firstly, a step-by-step power stage derivation process is described. Then, taking the Ćuk–Ćuk realization as an example, its operating principle and modulation scheme are described. A steady-state model and dynamic model for controller design are also described. Representative results of circuit simulations and hardware experiments are presented. Through these procedures, the feasibility of the presented three-phase PWM boost–buck rectifier with power-regenerating capability is demonstrated.

Index Terms—Boost–buck converter, power regeneration, pulsewidth-modulated rectifier.

Fig. 1. Derivation of Ćuk–Ćuk bidirectional ac–dc converter.

I. INTRODUCTION

THE active rectifier front end of a pulsewidth-modulated (PWM) inverter drive has been attracting increased attention due to incessantly growing power quality concerns [1], [2]. A great amount of work has already been done concerning the three-phase PWM boost rectifier [3]–[7], and the buck rectifier [8]–[12]. The boost–buck-based active rectifier has, however, not yet been fully investigated. Although several three-phase boost–buck rectifiers have been reported thus far [13]–[15], none of these offers power-regenerating capability. Although [16] has shown a possible topology, no specific description of its operation has been presented.

In this paper, three-phase PWM boost–buck rectifiers with power-regenerating capability are discussed. The converters under focus are capable of: 1) both voltage step-up and step-down; 2) bidirectional power processing; and 3) almost unity-power-factor operation with nearly sinusoidal ac current. Expected advantages coming from these capabilities are: 1) applicability to lower voltage applications, e.g., direct retrofit to

replace diode or thyristor rectifiers; 2) switching loss reduction in the inverter load; 3) low-order harmonic control in the inverter load output voltage; 4) blanking time effect mitigation in the inverter load, by decreasing the dc-link voltage depending on the operating condition. In addition, 5) a modest level of voltage sag/swell compensation is possible.

In the following sections, a power stage topology derivation, operating principle and modulation scheme, steady-state and dynamic modeling for controller design, and representative results of circuit simulations and hardware experiments are presented.

II. POWER STAGE TOPOLOGIES

Figs. 1 and 2 illustrate power stage derivation of two three-phase ac–dc boost–buck bidirectional power converters. Their building blocks are three-phase voltage stiff converter (VSC) and boost–buck-based bidirectional dc–dc converters.

There exist two boost–buck-based dc–dc converters, namely, the so-called Ćuk [17] and the single-ended primary inductor converter (SEPIC) [18]. These two dc–dc converters are shown at the top of Figs. 1 and 2. They can be made bidirectional dc–dc converters by adding an antiparallel diode to the active switch and an antiparallel active switch to the freewheeling diode. This modification is shown in the middle of these figures, where the reactive components originally only on the upper rail are split into the upper and lower rails. Although the splitting of the reactive components does not make any change from the differential-mode behavior viewpoint, it is

The authors are with the Department of Electrical and Computer Engineering, University of Wisconsin, Madison, WI 53706-1691 USA (e-mail: kikuchi@cae.wisc.edu; lipo@engr.wisc.edu).

Fig. 2. Derivation of SEPIC–Zeta bidirectional ac–dc converter.

expected to have a common-mode electromagnetic interference (EMI) suppression effect because of their symmetrical structure. It may be noted that the Ćuk-based bidirectional dc–dc converter appears to be a Ćuk converter from both sides but the SEPIC-based bidirectional dc–dc converter is seen to be a SEPIC only from the left side and appears as a Zeta [19] from the right side. These bidirectional dc–dc converters can be made ac–dc converters by replacing their active switch/diode pair on the left side with a three-phase VSC bridge as shown at the bottom of the figures. In the following, the Ćuk–Ćuk realization will exclusively be discussed due to the limitation of space.

A similar power stage derivation is possible from a three-phase current stiff converter and buck–boost-based bidirectional dc–dc converters. This alternative is currently under investigation by the authors.

III. OPERATING PRINCIPLE AND MODULATION SCHEME

Whether during rectification or inversion, sinusoidal current shaping can be reduced to a voltage control in which the controlled voltage source (rectifier/inverter) is connected to an ac source through an inductance as shown in Fig. 3(a). The fundamental component phasor diagrams for unity-power-factor rectification and inversion are shown in Fig. 3(b). The desired converter ac terminal voltage can be defined as the hypotenuse of the right triangle composed of three voltage phasors. The modulation scheme is then discussed from the ac terminal voltage synthesis and power transfer viewpoint.

A. Rectifier Operation

Fig. 4 shows the power stage schematic for the purpose of rectifier operation analysis. The following discussions are based on the notation in Fig. 4. The operating principle of the boost–buck-based rectification has been presented in [14] and [15]. It has been made clear in these references the necessity of bridge-leg-short realized as unconventional zero-voltage space vectors to make power transfer happen. A variety of such zero-voltage space vectors can be classified into three groups,

viz. the one-leg-short, two-leg-short, and three-leg-short zero-voltage space vectors [14]. In this paper, taking into account a tradeoff between average switching frequency and current-carrying capability required in the switching devices, the two-leg-short zero-voltage space vectors are selected as a reasonable compromise [20].

Fig. 5 illustrates the modulation scheme and the power transfer from the ac source to dc load during one triangle carrier period, where $v_{aca}^* > v_{acb}^* > v_{acc}^*$ is assumed in the rectifier ac terminal voltage command and $i_a > 0 > i_b > i_c$ is assumed in the three-phase ac current. Once the operating principle in this particular condition is understood, all the other possible operating conditions can readily be derived in the same manner. Immediately below the triangle carrier waveform v_{carrier} are shown the well-known boost rectifier switching functions for reference purposes.

In Fig. 5(a), switching functions H_a–H_c and gate pulses g_1–g_6 are the same between the conventional boost rectifier and the boost–buck rectifier during the intervals in which active voltage space vectors are used as denoted as intervals x and y.

The most significant difference from the conventional boost rectifier is in interval z during which zero-voltage space vectors are applied. By turning on both the upper and lower switches in a phase leg, a coupling capacitor discharging current path is established, whereby power transfer from the coupling capacitors to the dc load is realized. Since diode D_7 is naturally turned off, shoot-through failure does not occur in the phase leg. The corresponding current paths are depicted at the bottom illustration of Fig. 5(b). Since the two-leg-short zero-voltage space vector is chosen here, two phases carrying negative currents, phases b and c, are the leg-short phases. If the ac current relation is $i_a > i_b > 0 > i_c$, phases a and b are the leg-short phases and $g_5 = \overline{g_2} = 0$ in phase c. That is, two phases sharing the same ac current sign are the leg-short phases for the zero-voltage space-vector interval and the upper switch in the remaining phase leg stays on (off) and the lower switch stays off (on) throughout the carrier period if its ac current is positive (negative).

B. Inverter Operation

In inverter operation, the necessary phase-leg-short is naturally realized through antiparallel diodes in the three-phase bridge. Accordingly, the same gate pulses as in the conventional VSC can be applied. On the other hand, the switch on the dc link, S_7, must actively operate. Fig. 6 illustrates the modulation scheme and power transfer from the dc source to ac load during one triangle carrier period, where $v_{aca}^* > v_{acb}^* > v_{acc}^*$ is assumed in the three-phase bridge ac terminal voltage command and $i_a < i_b < 0 < i_c$ is assumed in the three-phase ac current. In addition, $|i_{Ldc}| > |i_c| = |i_a| + |i_b|$ is assumed.

During the intervals in which active voltage space vectors are used, as in intervals x and y in Fig. 6, the situation is basically the same as in the rectifier operation except the directions of the load current, dc inductor current, and power transfer. During these intervals, the energy stored in the coupling capacitor is discharged through the three-phase bridge to the ac load.

During the intervals in which zero-voltage space vectors are used, as in intervals z_o and z_7 in Fig. 6, the active switch on

Fig. 3. Simplified per-phase equivalent circuit and phasor diagrams for unity-power-factor operation. (a) Per-phase fundamental component equivalent circuit for steady state. (b) Per-phase phasor diagrams for unity-power-factor operation (δ is power angle and ω_e is ac source angular frequency.


Fig. 4. Ćuk–Ćuk bidirectional ac–dc converter for analysis of rectifier operation.

the dc link is turned off, and the coupling capacitor is charged with i_{Ldc}. Since $|i_{Ldc}| > |i_c| = |i_a| + |i_b|$ is assumed, the amount of $|i_c|$ in i_{Ldc} flows through the ac load and the extra amount, $|i_{Ldc}| - |i_c|$, flows through naturally shorted phase legs via their antiparallel diodes as illustrated at the top and bottom of Fig. 6(b). If $|i_{Ldc}|$ is less than the current flowing through the ac load, the extra amount of ac current flows through an active device in the bridge and the continuity of current flow is maintained. Such an active device is one of the lower devices for interval z_0 or of the upper devices for interval z_7.

It may be noted that, although the gate pulses in the three-phase bridge are the same as those of the conventional VSC, the zero-voltage space vector realized here are again unconventional ones because of the phase-leg-short through antiparallel diodes.

IV. MODELING AND ANALYSIS FOR CONTROLLER DESIGN

The analytical model derivation is based on the power stage schematic shown in Fig. 4 where the ideal switches and zero equivalent series resistance (ESR) in the capacitors are assumed. The following matrix–vector form of equation can be derived from a set of differential equations with the assumption of the balanced three phase set of ac source and three-wire system, and applying the synchronous frame d–q transformation

$$\frac{dx}{dt} = Ax + Bu \tag{1}$$

$$x = \begin{bmatrix} i_q & i_d & v_{cc} & i_{Ldc} & v_{dc} \end{bmatrix}^T$$

$$u = v_q \tag{2}$$

$$A = \begin{bmatrix} -\dfrac{R_{ac}}{L_{ac}} & -\omega_e & -\dfrac{d_q}{L_{ac}} & 0 & 0 \\[2mm] \omega_e & -\dfrac{R_{ac}}{L_{ac}} & -\dfrac{d_d}{L_{ac}} & 0 & 0 \\[2mm] \dfrac{3}{2}\dfrac{d_q}{C_c} & \dfrac{3}{2}\dfrac{d_d}{C_c} & 0 & -\dfrac{d_z}{C_c} & 0 \\[2mm] 0 & 0 & \dfrac{d_z}{L_{dc}} & -\dfrac{R_{dc}}{L_{dc}} & -\dfrac{1}{L_{dc}} \\[2mm] 0 & 0 & 0 & \dfrac{1}{C_{dc}} & -\dfrac{1}{C_{dc}R_{Load}} \end{bmatrix} \tag{3}$$

$$B = \begin{bmatrix} \dfrac{1}{L_{ac}} & 0 & 0 & 0 & 0 \end{bmatrix}^T \tag{4}$$

where the arbitrary coefficient and the axes direction in the synchronous frame d–q transformation used here are following those in [21] and $v_d = 0$ due to the assumption that a axis and q axis coincide. In addition, by taking the local time average, the switching functions are replaced with the corresponding duty ratio. As in Fig. 5, when the rectifier is in the operating sector of $v_{aca}^* > v_{acb}^* > v_{acc}^*$, the duty ratio in the synchronous d–q frame can be expressed as

$$d_q = \tfrac{1}{2}m\cos\delta$$
$$d_d = \tfrac{1}{2}m\sin\delta \tag{5}$$

$$d_z = \langle (1 - H_{a\_bst}) - H_{c\_bst} \rangle = 1 - \frac{\sqrt{3}}{2}m\sin(\omega_e t - \delta) \tag{6}$$

where m and δ are the modulation index and modulation displacement angle, or power angle, respectively.

The same treatment can be applied to all the other operating sectors over a full fundamental frequency period. Fig. 7 shows duty ratio, d_q, d_d, and d_z over $0 \le \omega_e t \le 2\pi$ for a representative value of m and δ. Unlike the well-known boost or buck rectifier, even after the synchronous frame d–q transformation and local time averaging, the system is still time dependent for a fixed value of m and δ because of d_z, which contains integer multiples of the sixth harmonic. The Fourier series expansion of d_z is

$$d_z = 1 - \frac{3\sqrt{3}}{2\pi}m + \frac{3\sqrt{3}}{2\pi}m\sum_{n=1}^{\infty}\left(\frac{1}{6n-1} - \frac{1}{6n+1}\right)$$
$$\cdot \cos(6n\omega_e t - 6n\delta). \tag{7}$$

Because of the time-varying property of d_z, the steady-state operation can not be analyzed by simply solving the algebraic equation of the right-hand side of (1) = 0. By using the same

Fig. 5. PWM scheme and power transfer illustration of Ćuk–Ćuk ac–dc converter for rectification. (a) PWM scheme for rectification. (b) Power transfer illustration.


Fig. 6. PWM scheme and power transfer illustration of Ćuk–Ćuk ac–dc converter for inversion. (a) PWM scheme for inversion. (b) Power transfer illustration.

Fig. 7. Duty ratio over one fundamental frequency period ($m = 0.6$, $\delta = 5.6°$).

Fig. 8. Steady-state solution example for $|v_{cc6}|$ as a function of C_c [$m = 0.6$, $\delta = 5.6°$, $L_{ac} = 2.5$ mH, $R_{ac} = 0.33$ Ω, $L_{dc} = 2.2$ mH, $R_{dc} = 0.24$ Ω, $C_{dc} = 2300$ μF, $R_{Load} = 18$ Ω, $I_q = 18.9$ A, $I_d = 0.0$ A, $V_{cc} = 610$ V, $I_{Ldc} = 16.8$ A, $V_{dc} = 303$ V, and $V_q = 188$ V (230 Vrms line to line)].

approach as in the small-signal analysis, (1) is separated into the dc part and the sextuplen harmonic part as follows:

$$[0 \quad 0 \quad 0 \quad 0 \quad 0]^T = A_o X + B U \tag{8}$$

$$\frac{dx_{6n}}{dt} = A_o x_{6n} + B_o d_{z6n} \tag{9}$$

$$A_o = A|_{d_q=D_q, d_d=D_d, d_z=D_z}$$

$$B_o = \begin{bmatrix} 0 & 0 & -\dfrac{I_{Ldc}}{C_c} & \dfrac{V_{cc}}{L_{dc}} & 0 \end{bmatrix}^T \tag{10}$$

where the capital letters of the state variables and duty ratio denote their dc component and subscript $6n$ denotes their sextuplen harmonic components. It may be seen that the steady-state circuit behavior in (9) looks like that of a linear time-invariant system excited with sextuplen frequencies. This implies that the reactive component selection must be done such that the resonance with sextuplen frequencies is avoided. This is possible by solving (8) and (9). Once the circuit parameters and the operating point are set up, dc algebraic equation (8) can readily be solved and ac equation (9) can be solved with the phasor computation for each sextuplen frequency as

$$x_{6n} = [j6n\omega_e I - A_o]^{-1} B_o d_{z6n}. \tag{11}$$

Fig. 8 shows a solution example of $|v_{cc6n}|$ for 360 Hz ($n = 1$) as a function of C_c. All the other parameters are presented in the caption. It can be seen from the figure that 30–40 μF of C_c must be avoided. Taking into account higher frequency excitation ($n = 2, 3, \ldots$) and operating point dependent property, it is reasonable to take a larger side of capacitance for C_c with a certain margin.

The time-varying property of the system due to d_z may lead to a more complex treatment for a dynamic model. The well-separated poles between the ac side and the dc side, however,


Fig. 9. Representative Bode plots of ac current control (upper trace) and dc voltage control (lower trace) open-loop transfer functions (circuit parameters and operating point are given in Fig. 8 and $C_c = 470$ μF).

make a quasi-static dynamic analysis approximation applicable, namely, the upper two and the lower three differential equations expressed in (1)–(4) can be dealt with separately, provided a proper choice of the reactive components based on the steady-state analysis presented in the above. Therefore, the well-developed ac current control techniques for VSC can directly be applied because the dc-link voltage seen by the three-phase bridge, v_{cc}, can be treated as a constant, V_{cc}. The synchronous frame current controller [22], [23] with d–q decoupling [7] is used here as will be shown later in a control block diagram.

The dc output voltage control bandwidth must be even lower than the sixth harmonic frequency in order to avoid input current waveform degradation in steady state. Noting this requirement, it becomes reasonable to neglect the sextuplen harmonic terms in d_z which express the time dependency, even with a fixed operating point. The usual small-signal analysis is now applicable to the dc-side modeling and the following equations are obtained:

$$\frac{d\Delta x_{dc}}{dt} = A_{dc}\Delta x_{dc} + B_{dc}\Delta u_{dq} \tag{12}$$

$$\Delta x_{dc} = [\Delta v_{cc} \quad \Delta i_{Ldc} \quad \Delta v_{dc}]^T$$

$$\Delta u_{dq} = [\Delta i_q \quad \Delta i_d]^T \tag{13}$$

where A_{dc} and B_{dc} are shown in (14) and (15) at the bottom of the next page. The complexity in A_{dc} and B_{dc} comes from the nonlinearity between d_q, d_d, and d_z expressed in (5) and (6), and that in d_q and d_d as functions of i_q and v_{cc} embedded in (1)–(3). Although this dc-side model is not quite physically insightful, it can be utilized to obtain the dc voltage control loop transfer function with a numerical tool such as Matlab.

Fig. 9 shows representative open-loop transfer functions of the ac current and dc voltage control for the control structure shown in Fig. 10 without *Load ff*. They are obtained with (1)–(15) and Matlab. Proportional-integral (PI) controllers are assumed for both the ac current and the dc voltage control and their controller gains are given along with the plots. Since the cross coupling between d and q axes in the ac side is decoupled, the Bode plots of ac current control is a typical one of those

Fig. 10.   Control block diagram for circuit simulation.

composed of PI and a first-order physical system. A low-pass filter (LPF) is assumed to be on the dc voltage feedback path, whose cutoff frequency is 40 Hz. The voltage control bandwidth is about 20 Hz. This low bandwidth is necessary to avoid unwanted ac current amplitude modulation in steady state.

V. CIRCUIT SIMULATIONS

A series of circuit simulations has been carried out with the Saber simulation package. The power stage component parameters and controller gains are the same as those in Figs. 8 and 9. A rated operation of 5-kW output power and 300 V of dc output voltage with 230 V of ac line-to-line voltage in rms are assumed.

Fig. 10 shows a control block diagram for the simulation. Two phase currents and dc voltage are sensed for the feedback control purposes. In addition, in order to improve dynamic response in the dc voltage control, load current i_{Load} is also sensed and added to the ac current amplitude reference as load feedforward. The corner frequency of the LPF on the load feedforward path is 180 Hz. Changeover of rectifier/inverter operation is determined by the sign of i_q^*. In order to choose proper two-leg-short

phases for zero-voltage space vectors in its rectifier operation, three-phase current information is provided to the regular-sampled PWM block. The triangle carrier frequency for the regular-sampled PWM is 9 kHz.

Strictly speaking, the triangle carrier amplitude should be adjusted depending on the coupling capacitor voltage v_{cc}, which is the dc-bus voltage seen by the three-phase VSC bridge. This would, however, introduce extra complexity into the control block, therefore, a fixed triangle carrier amplitude for the rated operating point, i.e., 610 V, is used here.

Figs. 11 and 12 show steady-state simulation results of four different operating conditions, namely, step-up and step-down for each rectification and inversion. It can be seen from these figures that almost unity-power-factor and nearly sinusoidal ac current operation is possible. It may be noted that the ac current waveform quality under the lightly loaded condition of Fig. 12 is degraded. This is because switching frequency ripple component and the low-order nontriplen harmonic components are increased with respect to the fundamental component. The latter is caused by the sextuplen excitation described in the previous section.

$$A_{\text{dc}} = \begin{bmatrix} \dfrac{R_{\text{ac}}I_q - V_q}{V_{cc}^2}\left(\dfrac{3\sqrt{3}}{\pi}\dfrac{D_q}{\sqrt{D_q^2+D_d^2}}\dfrac{I_{L\text{dc}}}{C_c}+\dfrac{3}{2}\dfrac{I_q}{C_c}\right) - \dfrac{\omega_e L_{\text{ac}}I_q}{V_{cc}^2}\left(\dfrac{3\sqrt{3}}{\pi}\dfrac{D_d}{\sqrt{D_q^2+D_d^2}}\dfrac{I_{L\text{dc}}}{C_c}+\dfrac{3}{2}\dfrac{I_d}{C_c}\right) - \dfrac{1}{C_c}D_z & 0 \\[4ex] \dfrac{1}{L_{\text{dc}}}D_z - \dfrac{3\sqrt{3}}{\pi}\dfrac{D_q}{\sqrt{D_q^2+D_d^2}}\dfrac{R_{\text{ac}}I_q - V_q}{V_{cc}L_{\text{dc}}}+\dfrac{3\sqrt{3}}{\pi}\dfrac{D_d}{\sqrt{D_q^2+D_d^2}}\dfrac{\omega_e L_{\text{ac}}I_q}{V_{cc}L_{\text{dc}}} & -\dfrac{R_{\text{dc}}}{L_{\text{dc}}} & -\dfrac{1}{L_{\text{dc}}} \\[4ex] 0 & \dfrac{1}{C_{\text{dc}}} & -\dfrac{1}{C_{\text{dc}}R_{\text{Load}}} \end{bmatrix} \tag{14}$$

$$B_{\text{dc}} = \begin{bmatrix} \dfrac{3}{2}\dfrac{1}{C_c}D_q - \dfrac{R_{\text{ac}}}{V_{cc}}\left(\dfrac{3\sqrt{3}}{\pi}\dfrac{D_q}{\sqrt{D_q^2+D_d^2}}\dfrac{I_{L\text{dc}}}{C_c}+\dfrac{3}{2}\dfrac{I_q}{C_c}\right)+\dfrac{\omega_e L_{\text{ac}}}{V_{cc}}\left(\dfrac{3\sqrt{3}}{\pi}\dfrac{D_d}{\sqrt{D_q^2+D_d^2}}\dfrac{I_{L\text{dc}}}{C_c}+\dfrac{3}{2}\dfrac{I_d}{C_c}\right) & \dfrac{2}{2}\dfrac{1}{C_c}D_d \\[4ex] \dfrac{3\sqrt{3}}{\pi}\dfrac{D_q}{\sqrt{D_q^2+D_d^2}}\dfrac{R_{\text{ac}}}{L_{\text{dc}}}-\dfrac{3\sqrt{3}}{\pi}\dfrac{D_d}{\sqrt{D_q^2+D_d^2}}\dfrac{\omega_e L_{\text{ac}}}{L_{\text{dc}}} & 0 \\[4ex] 0 & 0 \end{bmatrix} \tag{15}$$

Fig. 11. Simulation results for step-up rectification (upper trace) and step-down inversion (lower trace) with ac 115 V line to line in rms, dc 300 V, and $i_{Load} = 16.7$ A, phase-a voltage and current.


Fig. 12. Simulation results for step-down rectification (upper trace) and step-up inversion (lower trace) with ac 230 V line to line in rms, dc 150 V, and $i_{Load} = 8.4$ A, phase-a voltage and current.

As a dynamic response example, Fig. 13 shows simulation results of a sudden load change requiring changing over from full-rated rectification to full-rated inversion. The load current direction is reversed at about 0.3 s. By utilizing load feedfoward, the low bandwidth of the voltage control loop is well compensated and the dc-link voltage is hardly disturbed. Along with the waveforms are shown the gate pulses for switches of the phase-a leg and the dc link. It can be seen in the figure that the active switch on the dc link operates only for inverter operation.

VI. HARDWARE EXPERIMENTS

A hardware prototype of the Ćuk–Ćuk converter has been built with the same component values as shown in Figs. 8 and 9. The PI compensator gains are also the same as those in the analysis and simulations except that the current controller P gain has been decreased to a quarter of the original values obtained from the analysis to reduce noise susceptibility in the fine-tuning process.

Figs. 14 and 15 show steady-state ac current waveform i_b in four different operating conditions, namely, step-up and


Fig. 13. Simulation results for sudden change from full rectification to full inversion.

step-down for each rectification and inversion. Since the neutral point is not accessible, line-to-line voltage v_{ac} is overlaid. The maximum point of v_{ac} corresponds to 0° of v_b and it is the center of time axis. It can then be seen from the figures that almost unity-power-factor operation has been realized in all four cases. As predicted from the preceding sections, the ac current waveform is relatively degraded in lightly loaded operations, i.e., the lower traces in Figs. 14 and 15.

Fig. 16 shows dynamic response in a sudden change from rectification to inversion. Although the operating point is not the same as that in Fig. 13, a similar dynamic response is observed. In particular, dc output voltage v_{cdc} is barely disturbed in spite of the low bandwidth of the dc voltage control loop thanks to the load feedforward.

VII. CONCLUSIONS

Three-phase PWM boost–buck rectifiers with power-regenerating capability have been investigated in this paper. The converters of interest are capable of: 1) both voltage step-up and step-down; 2) bidirectional power processing; and 3) almost unity-power-factor operation with nearly sinusoidal ac current.

Fig. 14. Hardware experimental results of steady-state rectifier operation (upper trace: step-up rectification, A: line-to-line voltage v_{ac} 100 V/div; B: phase-b current i_b 20 A/div with $v_{cdc} = 300$ V, ac source voltage 115 V line to line in rms and approximately 5 kW of output power, lower trace: step-down rectification; :C line-to-line voltage v_{ac} (phase angle reference purpose only); D: phase-b current i_b 2 A/div with $v_{cdc} = 150$ V, ac source voltage 230 V line to line in rms and approximately 1.4 kW of output power).


Fig. 15. Hardware experimental results of steady-state inverter operation (upper trace: step-down inversion, A: line-to-line voltage v_{ac} 100 V/div; B: phase-b current i_b 10 A/div with $v_{cdc} = 300$ V, ac source voltage 115 V line to line in rms and approximately 5 kW of power regeneration; lower trace: step-up inversion C: line-to-line voltage v_{ac} (phase angle reference purpose only); D: phase-b current i_b 2 A/div] with $v_{cdc} = 150$ V, ac source voltage 230 V line to line in rms and approximately 1.4 kW of power regeneration).

A systematic power stage topology derivation has been presented. Taking the Ćuk–Ćuk realization as an example, operating principle, modulation scheme, steady-state, and dynamic analyses have been discussed. In particular, differences between the boost–buck rectifier under focus and the well-known VSC have been made clear from an analytical


Fig. 16. Hardware experimental results of sudden change over from rectification to power regeneration (trace A: gate pulse for S_6 5 [V/div]; trace B: gate pulse for S_7 5 V/div; trace C: dc output voltage v_{cdc} 100 V/div; trace D: phase-b current i_b 5 A/div with ac source voltage 117 V line to line in rms and change from approximately 1.8 kW of rectification to 1.8 kW of regeneration).

viewpoint. Representative results of circuit simulations and hardware experiments have been presented. The feasibility of the presented three-phase PWM boost–buck rectifier with power-regenerating capability has been demonstrated through these procedures.

REFERENCES

[1] R. P. Stratford, "Harmonic pollution on power systems—A change in philosophy," *IEEE Trans. Ind. Applicat.*, vol. IA-16, pp. 617–623, Sept./Oct. 1980.

[2] *IEEE Recommended Practices and Requirements for Harmonic Control in Electrical Power Systems*, IEEE Std 519-1992, 1993.

[3] B. T. Ooi, J. C. Salmon, J. W. Dixon, and A. B. Kulkarni, "A 3-phase controlled current PWM converter with leading power factor," in *Conf. Rec. IEEE-IAS Annu. Meeting*, 1985, pp. 1008–1014.

[4] R. Wu, S. B. Dewan, and G. R. Slemon, "A PWM ac to dc converter with fixed switching frequency," in *Conf. Rec. IEEE-IAS Annu. Meeting*, 1988, pp. 706–711.

[5] ——, "Analysis of an ac-to-dc voltage source converter using PWM with phase and amplitude control," *IEEE Trans. Ind. Applicat.*, vol. 27, pp. 355–364, Mar./Apr. 1991.

[6] T. G. Habetler, "A space vector-based rectifier regulator for ac/dc/ac converters," *IEEE Trans. Power Electron.*, vol. 8, pp. 30–36, Jan. 1993.

[7] V. Blasko and V. Kaura, "A new mathematical model and control of a three-phase ac–dc voltage source converter," *IEEE Trans. Power Electron.*, vol. 12, pp. 116–123, Jan. 1997.

[8] T. Kataoka, K. Mizumachi, and S. Miyairi, "A pulsewidth controlled ac-to-dc converter to improve power factor and waveform of ac line current," *IEEE Trans. Ind. Applicat.*, vol. IA-15, pp. 670–675, Nov./Dec. 1979.

[9] A. Busse and J. Holtz, "Multiloop control of a unity power factor switching ac to dc converter," in *Proc. IEEE PESC'82*, 1982, pp. 171–179.

[10] E. P. Wiechmann, P. D. Ziogas, and V. R. Stefanovic, "A novel bilateral power conversion scheme for variable frequency static power supplies," in *Proc. IEEE PESC'84*, 1984, pp. 388–396.

[11] P. D. Ziogas, Y.-G. Kang, and V. R. Stafanović, "PWM control techniques for rectifier filter minimization," *IEEE Trans. Ind. Applicat.*, vol. IA-21, pp. 1206–1214, Sept./Oct. 1985.

[12] L. Malesani and P. Tenti, "Three-phase AC/DC PWM converter with sinusoidal AC currents and minimum filter requirements," *IEEE Trans. Ind. Applicat.*, vol. IA-23, pp. 71–77, Jan./Feb. 1987.

[13] J. W. Kolar, H. Sree, U. Drofenik, N. Mohan, and F. C. Zach, "A novel three-phase three-switch three-level high power factor SEPIC-type ac-to-dc converter," in *Proc. IEEE APEC'97*, 1997, pp. 657–665.

[14] C.-T. Pan and J.-J. Shieh, "A single-stage three-phase boost–buck AC/DC converter based on generalized zero-space vectors," *IEEE Trans. Power Electron.*, vol. 14, pp. 949–958, Sept. 1999.

[15] J.-J. Shieh, "SEPIC derived three-phase switching mode rectifier with sinusoidal input current," *Proc. IEE—Elect. Power Applicat.*, vol. 147, no. 4, pp. 286–294, 2000.

[16] R. W. Erickson, "Some topologies of high quality rectifiers," in *Proc. 1st Int. Conf. Energy, Power, and Motion Control*, 1997, pp. 1–6.

[17] S. Ćuk and R. D. Middlebrook, "A new optimum topology switching dc-to-dc converter," in *Proc. IEEE PESC'77*, 1977, pp. 160–179.

[18] R. P. Massey and E. C. Snyder, "High voltage single-ended dc–dc converter," in *Proc. IEEE PESC'77*, 1977, pp. 156–159.

[19] K.-H. Liu and F. C. Lee, "Topological constraints on basic PWM converters," in *Proc. IEEE PESC'88*, 1988, pp. 164–172.

[20] J. Kikuchi, "Analysis and control of three phase ac–dc PWM boost–buck and buck–boost bidirectional power converters," Ph.D. dissertation proposal, Dept. Elect. Comput. Eng., Univ. Wisconsin, Madison, 2001.

[21] D. W. Novotny and T. A. Lipo, *Vector Control and Dynamics of AC Drives*. New York: Oxford Univ. Press, 1996.

[22] C. D. Schauder and R. Caddy, "Current control of voltage-source inverters for fast four-quadrant drive performance," *IEEE Trans. Ind. Applicat.*, vol. IA-18, pp. 163–171, Mar./Apr. 1982.

[23] T. M. Rowan and R. J. Kerkman, "A new synchronous current regulator and an analysis of current-regulated PWM inverters," *IEEE Trans. Ind. Applicat.*, vol. IA-22, pp. 678–690, July/Aug. 1986.

Jun Kikuchi (S'96) is a native of Kitami, Japan. He received the M.S. degree in marine engineering in 1984 from Kobe University of Mercantile Marine, Kobe, Japan, and the M.S. degree in electrical engineering in 1999 from the University of Wisconsin, Madison, where he is currently working toward the Ph.D. degree.

From 1984 to 1987, he was an R&D Engineer in the Consumer Electronics Laboratory, Mitsubishi Electric Company, Nagaokakyo, Japan. From 1987 to 1996, he was a faculty member at Kobe University of Mercantile Marine. His research interests are power converter modeling, PWM converters, high-frequency ac-link power distribution/conversion, current control schemes, and power semiconductor devices.

Thomas A. Lipo (M'64–SM'71–F'87) is a native of Milwaukee, WI. He received the B.E.E. and M.S.E.E. degrees from Marquette University, Milwaukee, WI, in 1962 and 1964, respectively, and the Ph.D. degree in electrical engineering from the University of Wisconsin, Madison, in 1968.

From 1969 to 1979, he was an Electrical Engineer in the Power Electronics Laboratory of Corporate Research and Development, General Electric Company, Schenectady, NY. He became a Professor of Electrical Engineering at Purdue University, West Lafayette, IN, in 1979 and, in 1981, he joined the University of Wisconsin, Madison, in the same capacity. He is presently the W.W. Grainger Professor for Power Electronics and Electrical Machines, Co-Director of the Wisconsin Electric Machines and Power Electronics Consortium, and Director of the Wisconsin Power Electronics Research Center.

Dr. Lipo has received the Outstanding Achievement Award from the IEEE Industry Applications Society, the William E. Newell Field Award from the IEEE Power Electronics Society, and the 1995 Nicola Tesla IEEE Field Award from the IEEE Power Engineering Society for his work. Over the past 30 years, he has served the IEEE in numerous capacities, including President of the IEEE Industry Applications Society.