

TOFPET ASIC for PET applications

This content has been downloaded from IOPscience. Please scroll down to see the full text.

View the table of contents for this issue, or go to the journal homepage for more

Download details:

IP Address: 137.138.139.20 This content was downloaded on 17/03/2014 at 15:18

Please note that terms and conditions apply.

PUBLISHED BY IOP PUBLISHING FOR SISSA MEDIALAB



RECEIVED: September 24, 2012 REVISED: December 18, 2012 ACCEPTED: January 2, 2013 PUBLISHED: February 25, 2013

14th International Workshop on Radiation Imaging Detectors,
1–5 July 2012,
Figueira da Foz, Portugal

TOFPET ASIC for PET applications

M.D. Rolo,^{*a,e*,1} R. Bugalho,^{*a,b*} F. Gonçalves,^{*c*} G. Mazza,^{*d*} A. Rivetti,^{*d*} J.C. Silva,^{*a*} R. Silva^{*a*} and J. Varela^{*a,b*}

^aLIP — Lab. Instrumentação e Física Experimental de Partículas, Lisboa, Portugal ^bIST UTL — Instituto Superior Técnico, Lisboa, Portugal ^cINESC-ID — Inst. de Engenharia de Sistemas e Computadores, Lisboa, Portugal ^dINFN — Istituto Nazionale di Fisica Nucleare, Torino, Italia ^eUnito — Università degli Studi di Torino, Torino, Italia

E-mail: mrolo@lip.pt

ABSTRACT: A 64-channel ASIC for Time-of-Flight Positron Emission Tomography (TOF PET) imaging has been designed and simulated. The circuit is optimized for the readout of signals produced by the scintillation of a L(Y)SO crystal optically coupled to a silicon photomultiplier (SiPM). Developed in the framework of the EndoTOFPET-US collaboration [1], the ASIC is integrated in the external PET plate and performs timing, digitization and data transmission for 511 keV and lower-energy events due to Compton scattering.

Multi-event buffering capability allows event rates up to 100 kHz per channel. The channel cell includes a low input impedance low-noise current conveyor and two trans-impedance amplifier branches separately optimized for energy and time resolution. Two voltage mode discriminators generate respectively a fast trigger for accurate timing and a signal for time-over-threshold calculation, used for charge measurement. The digitization of these signals is done by two low-power TDCs, providing coarse and fine time stamps that are saved into a local register and later managed by a global controller, which builds-up the 40-bit event data and runs the interface with the data acquisition back-end.

Running at 160 MHz the chip yields a 50 ps time binning and dissipates \approx 7 mW per channel (simulated for 40 kHz event rate p/channel) for high capacitance photodetectors (9 mm² active area Silicon Photomultiplier with 320 pF terminal capacitance). The minimum SNR of 23.5 dB expected with this capacitance should allow triggering on the first photoelectron to achieve the envisaged timing performance for a TOF-PET system.

KEYWORDS: Analogue electronic circuits; Front-end electronics for detector readout; Gamma camera, SPECT, PET PET/CT, coronary CT angiography (CTA); Solid state detectors

¹Corresponding author.

Contents

1	Introduction	1
2	Readout channel architecture	2
3	Front-end circuit	3
4	Time-to-digital converter	5
5	64-channel TOFPET ASIC	7
6	Conclusion and outlook	9

1 Introduction

The advent of highly compact solid-state photodetectors and new scintillator materials paves the way for the development of compact Positron Emission Tomography (PET) systems with higher sensitivity and spatial resolution.

Such photodetectors, often called multi-pixel photon counters (MPPCs) or silicon photomultipliers (SiPMs), have high gain and are therefore sensitive to single photon hits. The fast rising edge of the output current signal indicates that they may be suitable to extract the time-offlight (TOF) information of the symmetrical 511 keV photons emitted by the positron annihilation. This measurement can identify, with an error Δx , the position of the annihilation along the chord that defines the travel path of the back-to-back photons between the two detector pixels (refer to figure 1) [2, 5]. While not increasing the spatial resolution, this information improves significantly the background rejection of a PET system. Consequently, the reduction of the statistical noise caused by the random coincidences impacts positively the signal-to-noise ratio of the reconstructed image.

On the other hand, scintillation statistics add a timing uncertainty due to the photon transit time that can set a lower bound to the achievable timing resolution. The scintillation light created by the γ -interaction is emitted in all directions so there is a part of the photon flux that travels directly towards the interface with the sensor, while another fraction of it is reflected. It has been shown that, considering the direct (forward) and longest (backwards) photon paths, the contribution of the photon transit time to the CRT¹ in a 20 mm long LYSO crystal can be as high as 230 ps. [6]

It is thus essential to extract the time stamp of the first photoelectrons (p.e.) [4], which requires low-noise electronics able to set a trigger as low as 0.5 p.e..

The timing uncertainty due to the charge carrier transit time of the silicon detector plays also an important role. Thereby, the choice of the threshold for the time trigger may also be a function

¹CRT stands for Coincidence Resolving Time.



Figure 1. The EndoTOFPET-US aims a 200 ps coincidence resolving time (CRT), corresponding to a $\Delta x \approx$ 30 mm of spatial resolution along the line-of-response (LOR) of a dual-head PET detector. By confining the annihilation to a segment of the chord, the statistical noise introduced by the activity of other voxels aligned in the same LOR can be eliminated, as long as these other voxels are distant by at least Δx . The position error, given by $\Delta x = CRT \cdot c/2$, corresponds to the diameter of a volume that defines indicated the region-of-interest (ROI). Far from what is possible with state-of-the art technology, a timing resolution of 10 ps would indeed lower the position uncertainty to the range of 2 mm. This would effectively improve the spatial resolution of a PET scanner, as a direct mapping of the annihilation coordinate along the LOR would be possible.

of the overvoltage applied. The authors on [3] claim to achieve better CRT by setting a threshold equivalent to 3 p.e..

These specifications require the front-end electronics to be fast, low-noise, and to cope with the expected high dark count rate of the SiPMs.

Moreover, in view of the compactness of the PET system envisaged and its inherent low power budget, the front-end ASIC is required to integrate a high number of readout channels with a limited power consumption.

This article covers the design concepts and implementation, discusses the architecture and simulation results of a 64-channel ASIC for TOF-PET.

2 Readout channel architecture

The TOFPET ASIC readout channel is composed of an analogue front-end that amplifies the input signal and delivers two digital signals to a mixed-mode TDC, which output is a data set containing information on the time of the trigger and the time-over-threshold of the processed input signal.

Time information is extracted applying a single threshold to the leading edge of a fast signal replica. To overcome the fact that this technique is susceptible to variations of the trigger time with the amplitude of the pulse [8], we anticipate that the charge information can be used to correct offline the timing degradation, if any, due to time-walk.



Figure 2. Overview of the channel architecture. The use of two independent signal paths for independent timing and energy measurements was proposed in the past by other authors (e.g. [9]). The analogue input to the energy branch discriminator may be a filtered version of the amplified signal.

On the other hand, the time jitter due to the scintillator statistics is overcome by setting this threshold as low as possible (down to 0.5 p.e.). We refer to it as V_{th_T} , applied to the timing discriminator and generating a trigger pulse called *DOT*.

A second discriminator is set with an higher threshold $V_{th.E}$. The energy discriminator has two purposes: validation of events (i.e. dark count rejection) and provision of a second time stamp used for time-over-threshold measurement. If *DOE* goes high, the channel logic considers the hit as valid and its falling edge is polled.

The channel logic is embedded in a mixed-signal dual time-to-digital converter (TDC), which provides a 50 ps resolution time stamp for both the rising edge of the Timing Discriminator output (*DOT*) and the falling edge of the Energy Discriminator Output (*DOE*).

Figure 2 sketches the structure of the described readout chain. For every energy event, these data are saved into a buffer and a valid hit flag is issued. It will further be collected by the chip global controller in a round-robin scheme, multiplexed, packed into frames and output with a differential serial link.

3 Front-end circuit

The channel front-end includes a pre-amplifier acting as a current conveyor, two transimpedance amplifier branches and two independent voltage-mode discriminators. The first stage is a regulated-gate cascode (RGC) that conveys the signal from a low input impedance node into a high impedance output. If the feedback loop is a common-source circuit, then the MOS transistor amplifier becomes the dominant noise contributor [7]. The advantage is that the input impedance can now be trimmed without affecting the noise performance of the front-end.

Implementing the RGC input stage with a differential amplifier (as shown in figure 3) cuts the stage bandwidth with respect to a common-source feedback, but it allows an easy adjustment of the input node DC bias (6-bit, 500mV range) for fine SiPM gain trimming. Again, this adjustment is uncorrelated with the total noise at the output. In such implementation, the main contributors to the total output noise voltage are the differential pair input transistors.

Due to the stray capacitance of the SiPM (typically $C_d = 30 pF/mm^2$ of active area), the input resistance R_{in} of the front-end is required to be low. More than acting on the bandwidth (lowering



Figure 3. The front-end amplifier (shown for the n-input circuit): a 6-bit DAC controls the DC input node voltage of a RGC current-conveyor, which output is mirrored and AC coupled to a voltage amplifier stage with variable gain. A selectable shaping of $\tau = [2.5...7.5]$ *ns* can be applied to the transfer function of the branch used for energy (ToT) measurement. The threshold of the two voltage-mode discriminators is set by two 6-bit DACs, on a per channel basis.

 $R_{\rm in}$ shifts the dominant pole $R_{\rm in}C_d$ towards higher frequencies), one is interested on matching the line impedance. The input resistance of the front-end can be adjusted between 10 and 60 Ω .

Thanks to the use of a differential closed-loop input stage, this variation is independent both of the noise performance and the input node DC voltage.

A nominal value of 1.5 mW dissipated by the regulation loop amplifier is needed for triggering on the first p.e. with a SNR of 23.5 dB (conditions for a 320 pF terminal capacitance device - 3x3 mm active area SiPM). In these conditions, the total rms noise voltage at the input of the timing discriminator is less than 3 mV. On the other hand, if higher thresholds for the time trigger are allowed (2-5 p.e.), then the SNR goes up: allowing higher levels of total rms output noise voltage means that the power consumption of the front-end, which is mostly used to mitigate the thermal noise of the regulation loop devices , can be reduced.

The AC coupling concept is quite simple, consisting of a metal-over-metal capacitor and a back-to-back configuration of two MOSFETs in cutoff region (the sub-threshold current imposes a high-impedance node) to set the baseline of the post-amplifier. Process corner and temperature simulations show a pile-up no larger than 20 mV for 40 kHz ($Q_{in} = 300 \ pC$) event rate, which is tolerable considering that a minimum threshold of 75 mV corresponds to single photon triggering.

Two independent amplifier branches generate V_{out_T} and V_{out_E} , sampled by two voltage comparators which thresholds are set by 6-bit DACs with a configurable range and LSB. Each channel includes therefore three independent current-mode DACs (two for fixing the thresholds, one for the DC bias of the input node), set by the local channel configuration register.

A selectable shaping function can be applied to the energy branch. Integrating V_{out_E} can prevent re-triggering the TDC control and correct eventual loss of monotonicity of the *ToT vs. Input charge* characteristic curve.

The expected ToT curve is non-linear and an off-system calibration using discrete radiation sources is needed. After that, an internal calibration circuitry is used for evaluation of the channel-by-channel matching and for on-system monitoring in case an eventual degradation of the



Figure 4. Simulation results of the time-over-threshold curve (measured at the output of the discriminator) as a function of the deposited charge at the input. Bold lines are for the n-type input, dashed lines for p-type. Results are plotted for an input charge sweep using both the calibration circuitry and an approximate large signal model of the sensor.

energy resolution is observed. The calibration circuit consists of a top-level current generator that injects a controllable amplitude voltage step into a 180 pF capacitor, which is spread amongst the 64 channels. A suitable choice of the RC zero of the differentiator creates a fast current pulse with 40ns decay time. The dynamic range achieved with such scheme is roughly 200 pC. Figure 4 plots the simulation results of the ToT obtained both with the internal calibration circuit and an ideal large signal model of the LYSO+SiPM.

4 Time-to-digital converter

The mixed-mode Time-to-Digital Converter block is built up of two analogue TDCs, a channel logic control and data registers. The input to this block is a set of two trigger signals, outputs of the timing (*DOT*) and energy (*DOE*) discriminators. Figure 5.a) illustrates the principle of operation. For each energy hit, two time stamps are derived (t_0 and t_2) with a 50 ps resolution. From these we obtain both a precise timing and the time-over-threshold information.

The core of the circuit is the channel logic control and a pair of analogue multi-buffered TDCs based on time interpolation. Each measurement uses the value of a 10-bit global counter (distributed in Gray-code to each channel) latched synchronously, and the phase of the trigger in respect to the global master clock. Note that, if the global counter is clocked by a 160 MHz clock, then the time resolution achievable just by using the coarse time stamp would be $T_{CLK} = 6.25ns$. The absolute time stamp is obtained by concatenating this 10-bit coarse time stamp with an 8-bit fine measurement.

While the coarse time is saved by latching locally the value of the global counter, the fine timing is obtained by an analogue TDC. This fine time stamp is a direct measure of the phase of



Figure 5. (a) Dual-threshold scheme: a low-threshold trigger (few p.e.s) tags t_0 , providing also the first time measurement for the ToT calculation. The falling edge of the higher threshold discriminator sets t_2 , from which the ToT can be derived. This higher threshold ($V_{th,E}$) is also used for dark count rejection; the indicated "hit validation" flag is used by the channel logic control to discard low-energy events. (b) Simulation result of a 511 keV γ hit: the input vector is obtained with GAMOS/c++. The state of DOE (output of the energy discriminator) is polled and the coarse+fine time measurements of t_0 and t_2 are saved locally if the hit is valid.

the asynchronous pulse with respect to the master clock, using a set of time-to-analogue converters (TAC) and an ADC. An 8-TAC interpolator for precise time measurements has been described in [10]. In [11] and [12], a sub-micron implementation of a time interpolation multi-buffered TDC with 1 mW power consumption is reported.

The time to analogue conversion works as follows. For each write command, a capacitor is charged with a constant current until a known clock phase is reached. Depending on the parity of the global counter, this phase has an overhead of 1 or 2 full clock cycles. This forces a charging cycle that is at least one clock period, in order to avoid hard to correct measurement offsets due to very short charging cycles. The duration of the charging cycle is controlled by the *wtac_T* and *wtac_E* commands, as shown in figure 5.b).

Transferring this charge into a 4x bigger capacitor and discharging it with a 32x smaller current yields a time multiplication factor of 128. Working at 160 MHz, this mechanism provides therefore a 50 ps time binning measurement. This discharge is herein called conversion, and the voltage signal is monitored by a latched comparator. The value of the global 10-bit counter is latched at the start and at the end of the conversion. Since a multi-buffer approach is used to de-randomize the input event rate, the inherently high conversion time of these circuits is masked.



Figure 6. Simulation results: outputs of front-end and channel logic. O_wtac_T and O_wtac_E (top) are write commands generated by the TDC control for the fine measurements of the time (low-Vth) and energy (high-Vth) triggers; *Vout_T*, *Vth_T* are the input and threshold signals of the voltage discriminators of the timing branch - the equivalent signals for the energy branch are plotted with the suffix *E*. *DOT_int* and *DOE_int* refer to the output of the discriminators. The *Vout_E* is not shaped - the de-excitation of the crystal may cause the energy discriminator to re-trigger (as seen in the figure). Although it can be managed by the TDC control, applying a shaping function to *Vout_E* reduces the probability of these spurious triggers.

For every valid measurement, a set of 5 10-bit words and the ID of the TAC used are written into a local data buffer. These words are the values of the global counter at t_0 , t_2 , start of conversion (SOC) (both TDCs start simultaneously) and end of conversion (EOC) of each one of the two. On-chip processing reduces this information into a 40-bit stream, to which the channel ID (6-bit) is added: t_2 is converted into a 6-bit offset in respect to t_1 , and the arithmetic subtraction of EOC and SOC results in the 8-bit fine time. The 6.4 μs (2¹⁰ clock cycles) range of the counter allows the backend to build up a monotonously increasing time stamp. The channel logic controls both the buffer assignment and analogue switching, as well as the data registers and interface with the global chip controller.

Figure 6 plots the front-end amplifier outputs and the write commands issued by the TDC control for a sequence of dark pulses and a 511 keV event. If the deposited charge is higher than the defined energy threshold, two write commands are issued for the fine time measurement of t_0 and t_2 , respectively *wtac_T* and *wtac_E*. Since the system must allow triggering on the first p.e., it is also sensitive to the charge of a pixel dark pulse. That also means that it must be able to reject the first time measurements of these spurious events, with little or no impact on the channel dead time.²

5 64-channel TOFPET ASIC

The TOFPET ASIC consists of a 64-channel analogue block, calibration circuitry, golden-reference and bias generators and a global controller.

²The channel dead time is imposed by the front-end (below 300 ns for a 511 keV event, down to 15 ns for a dark pulse).



Figure 7. Layout of the 64-channel TOFPET ASIC. The 25 mm^2 mixed-mode chip has a total power consumption of 450 mW. Regional substrates, deep moats, segmented IO rings and power domains are some of the techniques used to minimize noise coupling effects. The 102 μm channel pitch and a pad-free edge (top) allow a rotated twin chip to be assembled into a 7.1x7.1 mm 128-channel core. Calibration and bias circuitry are disposed alongside with channels 0 and 63.

The global biasing of the TOFPET chip is guaranteed by global reference current generators and a set of 14 6-bit binary weighted DACs. A subset of these cells is used for the biasing of the front-end and is disposed alongside with channel CH0 (right edge in figure 7). The references for the TDC and the calibration circuitry are placed next to channel CH63. Two golden-reference generators, which input is served by dedicated pads, allow further adjustment of the dynamic range of the bias cells and the calibration circuitry. The chip powers-up in safe mode, i.e., loading default global and channel configuration words that avoid a noisy or unstable start-up.

The chip is usable with p-type or n-type inputs (hole/electron collection devices) and with higher light yield crystals (coarse gain of the TIA can be down-stepped). The input impedance of the front-end is adjustable (typical range between 10-60 Ω).

Data is serialized and output through a LVDS interface, with 8B/10B encoding and a bandwidth of 160 - 640 Mbit/s. Data transmission uses TX training or an output clock (CLK_out) for synchronization with the front-end board FPGA. An additional 10 MHz SPI like configuration interface allows to mask screamer channels (e.g. due to noisy SiPMs), write/read channels' settings (buffer current, channel enable, gain, thresholds, etc) and global settings (coarse buffer current, TAC refresh rate, TX training mode, etc), generate test sequences and TAC calibration sequences, and read channels' dark counts and trigger errors.

Internally, the global controller distributes to each channel a complete and independent set of signals: clock, reset, global 10-bit counter, configuration vector, etc.

Besides the synchronous test-mode of the TDC (for calibration), a test pulse IO is available for linearity and other asynchronous testing.

The 64-channel TOFPET is implemented in a 8-metal standard CMOS 130nm technology. It is wire-bonded and has one edge free of pads, such that two abutting chips can be packaged into a 128-channel IC.

A 17x17 mm FBGA package was chosen as the baseline solution for the 128-channel casing, decreasing the signal input line stray inductance and allowing a compact assembly of front-end readout modules.

6 Conclusion and outlook

A 64-channel chip for the readout of silicon photomultipliers coupled to fast scintillators was designed. The ASIC is developed for TOF-PET, but it can be suitable to be used in other applications (e.g. astrophysics). For the targeted application, the ASIC is expected to integrate a system with 200 ps timing resolution. Time and energy measurements (using time-over-threshold) are performed with a low-power mixed-mode TDC based on time interpolation, with a time binning of 50 ps. The analogue front-end includes a closed-loop low noise, low input impedance amplifier, which allows setting on-chip the bias voltage of the SiPM within a range of 500 mV. Silicon test results are expected during the first quarter of 2013.

Acknowledgments

The research leading to these results has received funding from the European Union Seventh Framework Programme [FP7/2007-2013] under Grant Agreement no. 256984. Ricardo Bugalho is supported by FCT grant SFRH/BD/66008/2009. The authors wish to thank R. Wheadon and L. Toscano for precious help and technical discussions, and F. Pennazio for the scintillation statistical data used as input vector for many simulations.

References

- [1] E. Garutti et al., Single channel optimization for an endoscopic time-of-flight positron emission tomography detector, IEEE NSS/MIC Conf. Record (2011) 54.
- [2] W.W. Moses, Recent advances and future advances in time-of-flight PET, Nucl. Instrum. Meth. A 580 (2007) 919.
- [3] S. Seifert et al., A comprehensive model to predict the timing resolution of SiPM-based scintillation detectors: theory and experimental validation, *IEEE Trans. Nucl. Sci.* **59** (2012) 190.
- [4] R. Vinke et al., Optimizing the timing resolution of SiPM sensors for use in TOF-PET detectors, Nucl. Instrum. Meth. A 610 (2009) 188.
- [5] P. Crespo et al., Direct time-of-flight for quantitative, real-time in-beam PET: a concept and feasibility study, Phys. Med. Biol. 52 (2007) 6795.
- [6] E. Auffray et al., A comprehensive & systematic study of coincidence time resolution and light yield using scintillators of different size, wrapping and doping, *IEEE NSS/MIC Conf. Record* (2011) 64.
- [7] M. Rolo et al., A low-noise CMOS front-end for TOF-PET, 2011 JINST 6 P09003.
- [8] J.-F. Genat, G. Varner, F. Tang and H.J. Frisch, Signal processing for pico-second resolution timing measurements, Nucl. Instrum. Meth. A 607 (2009) 387 [arXiv:0810.5590].
- [9] F. Corsi et al., ASIC development for SiPM readout, in Pixel 2008 Int. Workshop Conf. Record, (2008) [2009 JINST 4 P03004].
- [10] A.E. Stevens, R.P. Van Berg, J. Van Der Spiegel and H.H. Williams, A time-to-voltage converter and analog memory for colliding beam detectors, IEEE J. Solid State Circ. 24 (1989) 1748.
- [11] A. Rivetti et al., A pixel front-end ASIC in 0.13 μm CMOS for the NA62 experiment with on pixel 100 ps time-to-digital converter, IEEE NSS/MIC Conf. Record (2009) 55.
- [12] A. Rivetti et al., Experimental results from a pixel front-end for the NA62 experiment with on pixel constant fraction discriminator and 100 ps time-to-digital converter, IEEE NSS/MIC Conf. Record (2010) 400.