

Two-pole Analysis of Interconnection Trees *

Andrew B. Kahng and Sudhakar Muddu

UCLA Computer Science Department, Los Angeles, CA 90024-1596 USA

Abstract

We address the two-pole simulation of interconnect trees via the moment matching technique. We simulate the interconnect network by modeling the distributed lines with *non-uniform* lumped segments and using the two-pole methodology. To this end, we derive new non-uniform equivalent circuits which match the *general* distributed line transfer function up to the second term. Using the recursive equation for the admittance of a tree, we give the exact expressions for the first and second moments of the transfer function of the interconnect tree. Our results show that delay estimates using our method are within 13% of SPICE-computed delays. As routing trees become bigger and interconnection lines become longer, e.g., in MCM design, our approach has advantages in both accuracy and simulation complexity. significant.

1 Introduction

As feature sizes decrease and operating frequencies increase, interconnect delays come to dominate gate delays. Thus, interconnects are a major factor in the performance of high-speed integrated circuit, multichip and system-level designs. Various techniques have been proposed for the simulation of interconnects. Direct simulation techniques such as SPICE give the most accurate insight into arbitrary interconnect structures, but are computationally expensive. Asymptotic waveform evaluation (AWE) [PR90] simulates transmission line networks based on moment computations: individual interconnects are modeled using distributed 2-port parameters and the node voltages are recursively calculated by solving the circuit equations.

Faster techniques such as the two-pole approach [Hor84, ZSTGC94] have been used to calculate the response using the first and second moments. Traditionally, with these and previous approaches interconnects are modeled using uniform lumped *RC* and *RLC* segments. However, as interconnect lengths and operating frequencies increase, such uniform models can lead to errors, typically because only a few uniform lumped segments are computationally reasonable in modeling the interconnects, and moments are not captured exactly.¹ In [KM94] the two-pole response was obtained using

non-uniform segment models which exactly match the first two or three moments of the transfer function of an open-ended distributed transmission line. The resulting response and delay estimates were found to be more accurate than those of previous approximate methods in [Hor84, ZSTGC94].

In this paper, we make the following contributions. First, we propose new accurate non-uniform *RLC* segment models for *general* distributed interconnect lines. Second, we present exact expressions for the first and second moments of the interconnect tree transfer function, via a recursive expression for the admittance of a subtree which captures off-path subtree admittance accurately. We then simulate interconnect trees using the non-uniform segment models and the two-pole methodology [Hor84, ZSTGC94]. For estimation of 90% threshold delay, our method is within 13% of the SPICE-computed delays for a range of interconnect parameter values and routing structures. While we use two-pole techniques for response calculations, the new segment models can be incorporated within *RLC* model libraries for other circuit simulators. Improvements in accuracy and savings in simulation costs can be significant in the design of high-speed systems.

2 Lumped Segment Models




Figure 1: The *main path* of the routing tree between source *I* and load *T*.

To model distributed *RLC* and *RC* lines, uniform **L**, **T** or **II** models have traditionally been used. The accuracy of these models is highly dependent on the number of segments used for each distributed line. As the number of segments tends to infinity, the **L** type model approaches the *RLC* distributed line model [KM93]. Sakurai [Sak83] showed that for both the **T** and **II** models, as the number of segments tends to infinity the equivalent circuit transfer function also converges to the distributed *RLC* transfer function. In [Raj74, KM94] *non-uniform*

*This work was supported by NSF MIP-9257982.

¹Also, Zhou et al. [ZSTGC94] calculate the response using an empirical relationship for the moment computation and approximate the off-path impedance as the sum of total subtree capacitance. This error in the second moment and pole computation becomes significant as the size of off-path subtrees increases, as in MCM interconnects.

segments for interconnect lines are developed by comparing with the open-ended transfer function of the transmission line. Using only a few *non-uniform* segments to model distributed *RC/RLC* lines, the coefficients of the open-ended transfer function are matched accurately. A comparison of various lumped models approximating the distributed *RLC* line is given in [KM94]. Gerzberg [Ger79] surveyed different non-uniform models and proposed a model in which the segment *RC* values are in geometric progression (the “Uniform Distributed RC” (URC) line model in SPICE is derived from Gerzberg’s model).² We now develop non-uniform equivalent circuit models for a *general* interconnect line with source and load impedances.

2.1 Distributed *RLC* Line Model

Consider the interconnect line *AB* shown in the tree example (Figure 1). To model this interconnect line, we consider the source resistance and inductance, which are respectively equal to the resistance and inductance of the main path from the source to the interconnect line. We approximate the load impedance by the total subtree capacitance at the end of the line. A representation of the interconnect line *AB* with source and load impedances is shown in Figure 2. The *ABCD* parameters of a distributed *RLC* transmission line (Figure 2) are




Figure 2: 2-port model of a distributed *RLC* line with source impedance Z_I .

$$\begin{pmatrix} V_1(s) \\ I_1(s) \end{pmatrix} = \begin{pmatrix} \cosh(\theta h) & Z_0 \sinh(\theta h) \\ \frac{1}{Z_0} \sinh(\theta h) & \cosh(\theta h) \end{pmatrix} \begin{pmatrix} V_2(s) \\ I_2(s) \end{pmatrix}$$

where $\theta = \sqrt{(r + sl)sc}$, h = length of the line, and $r = \frac{R}{h}$, $l = \frac{L}{h}$ and $c = \frac{C}{h}$ are the resistance, inductance and capacitance per unit length. By modeling the interconnect line using the 2-port parameters the transfer function between nodes *I* and *T* is given by [KM94]:

$$H(s) = \frac{V_I(s)}{V_T(s)} = \frac{1}{\cosh(\theta h) \left(1 + \frac{Z_I}{Z_T}\right) + \sinh(\theta h) \left(\frac{Z_I}{Z_0} + \frac{Z_0}{Z_T}\right)}$$

where $Z_T = \frac{1}{sC_T}$, $Z_I = R_I + sL_I$, $Z_0 = \sqrt{\frac{R+sL}{sC}}$ and $\theta h = \sqrt{(R + sL)sC}$. Expanding \cosh and \sinh as infinite series and collecting terms up to the coefficient of s^2 in

²The concept of non-uniform equivalent circuits has also been employed in other areas, e.g., O’Brien et al. [OS89] and Gopal et al. [GNP91] obtain a non-uniform segment model for driving-point impedance at the gate output using moment matching techniques.

the denominator, we get³

$$H(s) = \frac{1}{1 + sb_1^{IT} + s^2b_2^{IT} + \dots} \quad (1)$$

where

$$\begin{aligned} b_1^{IT} &= R_I C + R_I C_T + \frac{RC}{2} + RC_T \\ b_2^{IT} &= \frac{R_I RC^2}{6} + \frac{R_I RCC_T}{2} + \frac{(RC)^2}{24} + \frac{R^2 CC_T}{6} \\ &\quad + L_I C + L_I C_T + \frac{LC}{2} + LC_T \end{aligned} \quad (2)$$

2.2 Computation of Equivalent Circuit Models




Figure 3: *N*-segment distributed *RLC* transmission line model with source resistance R_I , source inductance L_I and load capacitance C_T .

In [Raj74, KM94] non-uniform equivalent circuits for *RLC* lines were developed by assuming an open-ended line. Under this assumption two non-uniform *RLC* segments are sufficient to match the transfer function and the input impedance of the line up to the coefficient of s^2 . Here, to derive non-uniform equivalent circuits for a distributed line with general load and source impedances, we need three non-uniform *RLC* segments to match up to the coefficient of s^2 in the transfer function. Consider the interconnect line *AB* of Figure 1, represented with *N* *RLC* segments as shown in Figure 3. To match the transfer function coefficient up to the required accuracy, we use the following expression for the k^{th} coefficient b_k from [KM93]:

$$b_k^{N+1} = R_N \sum_{j=1}^N C_j b_{k-1}^j + L_N \sum_{j=1}^N C_j b_{k-2}^j + b_k^N$$

From this recursive equation the k^{th} coefficient of the transfer function between nodes *I* and *T* can be computed as

$$b_k^{IT} = R_I \left(\sum_{j=1}^N C_j b_{k-1}^j + C_T b_{k-1}^T \right)$$

³Similarly, the transfer function of the open-ended distributed *RLC* line is given by

$$H(s) = \frac{1}{1 + \frac{RC}{2}s + \left(\frac{RC}{24} + \frac{LC}{2}\right)s^2 + \left(\frac{RC}{720} + \frac{RLC^2}{12}\right)s^3 + \dots}$$

$$\begin{aligned}
& + L_I \left(\sum_{j=1}^N C_j b_{k-2}^j + C_T b_{k-2}^T \right) \\
& + \sum_{j=1}^N C_j b_{k-1}^j \sum_{i=j}^N R_i + C_T b_{k-1}^j \sum_{i=1}^N R_i \\
& + \sum_{j=1}^N C_j b_{k-2}^j \sum_{i=j}^N L_i + C_T b_{k-2}^j \sum_{i=1}^N L_i \quad (3)
\end{aligned}$$

where $b_0 = 1$ and $b_{-1} = 0$. Therefore,

$$\begin{aligned}
b_1^{IT} &= R_I \left(\sum_{j=1}^N C_j + C_T \right) + \left(\sum_{j=1}^N C_j \sum_{i=j}^N R_i \right) \\
& + C_T \left(\sum_{i=1}^N R_i \right) \\
b_2^{IT} &= R_I \left(\sum_{j=1}^N C_j b_1^j + C_T b_1^T \right) + L_I \left(\sum_{j=1}^N C_j + C_T \right) \\
& + \sum_{j=1}^N C_j b_1^j \sum_{i=j}^N R_i + C_T b_1^T \sum_{i=1}^N R_i \\
& + \sum_{j=1}^N C_j \sum_{i=j}^N L_i + C_T \sum_{i=1}^N L_i \quad (4)
\end{aligned}$$

For a uniformly distributed segment model with $R_i = \frac{R}{N}$, $L_i = \frac{L}{N}$ and $C_i = \frac{C}{N}$, the transfer function coefficients from Equation (3) in the limit as $N \rightarrow \infty$ are the same as those given in Equation (2).




Figure 4: Non-uniform three **L** segment model for a distributed *RLC* line with source and load.

We obtain our non-uniform equivalent circuit parameters by computing the coefficients using Equation (3) and matching with the distributed transfer function coefficients given by Equation (2). From Equation (3) we can see that the constraints imposed on the resistance parameters are the same as the constraints on the inductance parameters, i.e., for any non-uniform *RLC* equivalent circuits the resistances and inductances are identically distributed:

$$R_i = L_i \quad \forall i.$$

Therefore, we need derive constraints only for resistance and capacitance parameters of the equivalent circuit. Observe that there are four different terms with resistance and capacitance values in each coefficient of s^k .

These are the source resistance (R_I) term, the source resistance and load capacitance ($R_I C_T$) term, the line resistance and capacitance (RC) term, and the line resistance and load capacitance (RC_T) term. However, the source resistance and load capacitance ($R_I C_T$) term in the coefficient of s does not yield any constraints, so there are a total of $4k - 1$ constraints in matching up to k coefficients in the equivalent circuit. The number of non-uniform **L** or **II** segments required to match these constraints is at least $2k - 1$ [KM93]. In particular, to derive equivalent circuits which match up to the coefficient of s^2 we need to satisfy 7 constraints; this can be achieved by using 3 **L** or **II** segments. (Note that with **L** segments we get an overspecified system of equations.)

Our methodology uses numerical search to solve for the equivalent circuit parameters. The equivalent **L** circuit parameters (Figure 4) for matching up to the second moment are given by

$$\begin{aligned}
R_1 &= 0.20R, & R_2 &= 0.40R, & R_3 &= 0.40R \\
L_1 &= 0.20L, & L_2 &= 0.40L, & L_3 &= 0.40L \\
C_1 &= 0.42C, & C_2 &= 0.41C, & C_3 &= 0.17C
\end{aligned}$$

Similarly, the equivalent **II** circuit parameters (Figure 5) are obtained as

$$\begin{aligned}
R_1 &= 0.34R, & R_2 &= 0.32R, & R_3 &= 0.34R \\
L_1 &= 0.34L, & L_2 &= 0.32L, & L_3 &= 0.34L \\
C_0 &= 0.15C, & C_1 &= 0.35C, & C_2 &= 0.35C, & C_3 &= 0.15C
\end{aligned}$$

Note that the **II** circuit parameters are symmetrical, in contrast to the **L** circuit model. The coefficients of the transfer function using the **II** circuit parameters are

$$\begin{aligned}
b_1^{IB} &= R_I C + R_I C_T + \frac{RC}{2} + RC_T \\
b_2^{IB} &= \frac{R_I RC^2}{6.0} + \frac{R_I RC C_T}{2} + \frac{(RC)^2}{27.11} + \frac{R^2 C C_T}{6.37} \\
& + L_I C + L_I C_T + \frac{LC}{2} + LC_T
\end{aligned}$$




Figure 5: Non-uniform three **II** segment model for a distributed *RLC* line with source and load.

These new equivalent circuit models should be contrasted with previous models in [KM94], which were derived under the open-ended assumption and by matching the transfer function coefficients up to s^3 . For instance, our previous three **L** segment model for the open-ended line had parameters

$$R_1 = 0.30R, \quad R_2 = 0.20R, \quad R_3 = 0.50R$$

$$\begin{aligned} L_1 &= 0.30L, & L_2 &= 0.20L, & L_3 &= 0.50L \\ C_1 &= 0.40C, & C_2 &= 0.44C, & C_3 &= 0.16C \end{aligned}$$

Because non-uniform equivalent circuits match the distributed line moments accurately, using such equivalent circuits in a two-pole or higher-order approximation of the transfer function will achieve a more accurate voltage response than simply using uniform segment models (e.g., as in [ZSTGC94]). For large routing trees such as in MCM substrates, the use of non-uniform equivalent circuit models will reduce computation time significantly. The non-uniform equivalent circuits can also be employed in place of the lumped \mathbf{T} and $\mathbf{\Pi}$ models that are traditionally used for clock skew minimization and other performance-driven routing applications.

3 Interconnect Tree Analysis

We now describe the approach for calculating the response at a given sink of a general interconnection tree. Previous two-pole methods calculate the two dominant poles of the transfer function from the first and second moments by modeling each distributed line separately with uniform equivalent circuits [Hor84, GZ93]. To improve the accuracy of the response, Zhou et al. [ZSTGC94] consider a special polynomial function that describes the poles by heuristically incorporating a model proposed by [ZPK91]. To further improve accuracy, the authors of [ZSTGC94] model each tree branch by many (uniform) shorter segments. This method may not be practical for trees with long wire segments (e.g., on an MCM substrate, where a lossy transmission line model is most relevant).

We propose to compute the poles of the transfer function by modeling each distributed line with the above non-uniform equivalent circuits. In computing the moments of the tree, we represent the off-path subtrees by their respective admittance values instead of approximating by total subtree capacitance. Thus, we must derive the exact expressions for the first and second moments in terms of the lumped segment parameters used to model the distributed lines.

3.1 Tree Moment Computations




Figure 6: Representation of the main path in the tree, where each distributed line is modeled using RLC segments. Y_i indicates the off-path subtree admittance.

Consider the *main path* between the source and sink of interest, and replace each subtree by its respective admittance. To calculate the response at the sink we use an approach similar to that of Gao et al. [GZ93]. Figure 6 shows an example of a main path where each branch in the tree is replaced by a single RLC segment, and subtrees are replaced by their respective admittances.

The node V_{N+1} indicates the source, and V_1 indicates the sink of interest. At any node i the admittance Y_i is equal to the capacitance at the node i if there is no subtree at node i . If there is a subtree at node i then Y_i is equal to the sum of the subtree admittance and the admittance of the capacitance of the equivalent circuit, i.e.,

$$\begin{aligned} Y_i &= sC_i && \text{if no off-path subtree at node } i \\ &= sC_i + Y_{\text{subtree } i} && \text{if node } i \text{ has off-path subtree} \end{aligned}$$

For this equivalent circuit the input voltage can be written as

$$V_{N+1}(s) = (R_N + sL_N) \left(\sum_{j=1}^N Y_j(s) V_j(s) \right) + V_N(s)$$

where $Y_j(s) = sY_{1,j} + s^2Y_{2,j} + \dots$, with $Y_{1,j}$ and $Y_{2,j}$ being the coefficients of s and s^2 of the subtree admittance. Expressing $V_{N+1}(s)$ as a series expansion of s , $V_{N+1}(s) = V_1(s)(1 + b_1^{N+1}s + b_2^{N+1}s^2 + b_3^{N+1}s^3 + \dots)$. The general expression for the transfer function coefficient of s^k is

$$\begin{aligned} b_k^{N+1} &= R_N \sum_{l=1}^k \left(\sum_{j=1}^N Y_{l,j} b_{k-l}^j \right) \\ &\quad + L_N \sum_{l=1}^{k-1} \left(\sum_{j=1}^N Y_{l,j} b_{k-1-l}^j \right) + b_k^N \end{aligned}$$

Thus, we have

$$\begin{aligned} b_1^{N+1} &= R_N \sum_{j=1}^N Y_{1,j} + b_1^N = \sum_{i=1}^N R_i \sum_{j=1}^i Y_{1,j} \\ &= \sum_{j=1}^N Y_{1,j} \sum_{i=j}^N R_i \end{aligned}$$

and similarly b_2^{N+1} is given by,

$$\begin{aligned} b_2^{N+1} &= R_N \sum_{j=1}^N Y_{1,j} b_1^j + L_N \sum_{j=1}^N Y_{1,j} \\ &\quad + R_N \sum_{j=1}^N Y_{2,j} + b_2^N \\ &= \sum_{j=2}^N Y_{1,j} \sum_{l=j}^N R_l \sum_{i=1}^{j-1} Y_{1,i} \sum_{d=i}^{j-1} R_d \\ &\quad + \sum_{j=1}^N Y_{1,j} \sum_{l=j}^N L_l + \sum_{j=1}^N Y_{2,j} \sum_{l=j}^N R_l \end{aligned}$$

We thus obtain a general expression for coefficients of the transfer function in terms of parameters of the main path and the subtree admittance coefficients. The moments of

the transfer function can be calculated from the transfer function coefficients using the recursive equation [KM93]:

$$M_k = (-1)^{k+1} \sum_{i=1}^k b_i M_{k-i}$$

The first and second moment expressions are given by:

$$\begin{aligned} M_1 &= b_1 = \sum_{j=1}^N Y_{1,j} \sum_{i=j}^N R_i \\ M_2 &= b_1^2 - b_2 = \left(\sum_{j=1}^N Y_{1,j} \sum_{i=j}^N R_i \right)^2 - \sum_{j=1}^N Y_{2,j} \sum_{l=j}^N R_l \\ &\quad - \sum_{j=2}^N Y_j^1 \sum_{l=j}^N R_l \sum_{i=1}^{j-1} Y_i^1 \sum_{d=i}^{j-1} R_d - \sum_{j=1}^N C_j \sum_{l=j}^N L_l \end{aligned} \quad (5)$$

3.2 Computation of Subtree Admittance




Figure 7: A single RLC segment between nodes i and j .

O'Brien et al. [OS90] gave a recursive computation for calculating the admittance coefficients for RC trees. In their method, admittance coefficients are obtained by considering each element in the tree in an iterative fashion. Later Sriram et al. [SK93] obtain an expression for the coefficient of s and s^2 for admittance for a series section of RLC segments, but their coefficient of s^2 in the subtree admittance is different from what we derived below. In this subsection, we obtain the expression for the first $Y_{1,i}$ and second $Y_{2,i}$ terms of the admittance for a subtree.

In general, the admittance at node i can be expressed in terms of the admittance at node j as shown in Figure 7. In the figure, Y_j indicates the admittance of the subtree rooted at node j .

$$\begin{aligned} Y_i &= \frac{1}{R_i + sL_i + \frac{1}{(Y_j + sC_i)}} \\ &= (Y_j + sC_i) - (Y_j + sC_i)^2 R_i - sL_i (Y_j + sC_i)^2 + \dots \end{aligned}$$

Using the above recursive equation, the admittance of the off-path subtrees can be computed. By writing the admittance Y_j at node j as an infinite series, the admittance at node i is given by

$$Y_i = s(Y_{1,j} + C_i) - s^2(Y_{2,j} + R_i(Y_{1,j} + C_i)^2) + \dots \quad (6)$$

and the s and s^2 coefficients of the admittance are seen to be

$$\begin{aligned} Y_{1,i} &= C_i + Y_{1,j} \\ Y_{2,i} &= -R_i(Y_{1,j} + C_i)^2 + Y_{2,j} \end{aligned}$$

By induction, the admittance coefficients s and s^2 for N RLC segments connected in series (Figure 3) are given by

$$Y_{1,N+1} = \sum_{j=1}^N C_j ; Y_{2,N+1} = -\sum_{i=1}^N R_i \left(\sum_{j \in S_{T(i)}} C_j \right)^2$$

where $S_{T(i)}$ denotes the set of nodes in subtree $T(i)$ rooted at node i . From Equation (6), we may compute the coefficients of s and s^2 of the admittance, which are then used in the first and second moment calculations in Equation (5).

4 Experimental Results




Figure 8: A tree interconnection layout studied in [ZSTGC92].

We conclude with a practical demonstration of the effect of *non-uniform* equivalent circuit models and the two-pole simulation technique, using exact admittance calculations. We consider the tree interconnection layout given in Figure 8. We calculate the 90% threshold delay at node 6 using both SPICE and the two-pole methodology described above. The SPICE simulation of the tree was performed using the built-in LTRA (Lossy TRANsmission line) model for each tree segment. In our two-pole method we replaced each segment using the non-uniform Π segment model (Figure 5) and calculated the response using the first and second moment computation. We calculated the delay values for various interconnect parameters, driver resistances and grid sizes as

Driver resistance Ω	Interconnect parameters $/\mu m$	Load capacitance pF	Grid size μm	SPICE delay ps	Two-pole delay ps
100	$R = 0.015 \Omega$ $C = 0.176 fF$ $L = 0.246 pH$	2.0	50	54	56
10	$R = 0.015 \Omega$ $C = 0.176 fF$ $L = 0.24 pH$	2.0	500	345	391
10	$R = 0.015 \Omega$ $C = 0.176 fF$ $L = 24.6 pH$	2.0	50	689	719
10	$R = 0.015 \Omega$ $C = 17.6 fF$ $L = 0.24 pH$	2.0	50	829	857

Table 1: The 90% threshold delay values at node 6 using both SPICE and the two-pole methodology. Note that these delay values indicate the rise-time delay only.

shown in Table 1. The delay values shown in the table indicate the rise-time delay; total delay can be computed by adding propagation delay to the rise-time delay. The two-pole delays are within 13% of the SPICE-computed delays.

As the wire length increases, the difference between these models becomes much more significant. For high-speed systems or MCM layout applications where the wire lengths become very large, our approach will allow improved accuracy and efficiency when compared with previous two-pole methods.

References

- [E48] W. C. Elmore, "The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers", *J. App. Physics* 19, Jan. 1948, pp. 55-63.
- [Ger79] L. Gerzberg, "Monolithic Power-Spectrum Centroid Detector", *PhD Thesis*, Stanford Univ., May 1979.
- [GNP91] N. Gopal, D. P. Neikirk and L. T. Pillage, "Evaluating RC-Interconnect Using Moment-Matching Approximations", *Proc. IEEE ICCAD*, June 1991, pp. 74-77.
- [GZ93] D. S. Gao and D. Zhou, "Propagation Delay in RLC Interconnection Networks", *Proc. Intl. Symposium on Circuits and Systems*, May 1993, pp. 2125-2128.
- [Hor84] M. A. Horowitz, "Timing Models for MOS Circuits", *PhD Thesis*, Stanford Univ., Jan. 1984.
- [KM93] A. B. Kahng and S. Muddu, "Delay Estimation of Trees Using Two-pole Method and Optimal Equivalent Circuits", *UCLA CS Dept. TR-930035*, October 1993, with addendum 1994.
- [KM94] A. B. Kahng and S. Muddu, "Optimal Equivalent Circuits for Interconnect Delay Calculations Using Moments", *Proc. ACM/IEEE European Design Automation Conf.*, September 1994, pp. 164-169.
- [OS89] P. R. O'Brien and T. L. Savarino, "Modeling the Driving-Point Characteristic of Resistive Interconnect for Accurate Delay Estimation", *Proc. IEEE ICCAD*, 1989, pp. 512-515.
- [OS90] P. R. O'Brien and T. L. Savarino, "Efficient On-Chip Delay Estimation for Leaky Models of Multiple-Source Net", *IEEE Custom Integrated Circuits Conf.*, 1990.
- [PR90] L. T. Pillage and R. A. Rohrer, "Asymptotic Waveform Evaluation for Timing Analysis", *IEEE Trans. CAD*, Apr. 1990, pp.352-366.
- [Raj74] Y. V. Rajput, "Modelling Distributed RC Lines for the Transient Analysis of Complex Networks", *Int. J. Electronics*, 1974, pp. 709-717.
- [Sak83] T. Sakurai, "Approximation of Wiring Delay in MOS-FET LSI", *IEEE J. Solid-State Circuits*, Aug. 1983, pp. 418-426.
- [SK93] M. Sriram and S. M. Kang, "Performance driven MCM Routing Using a Second Order RLC Tree Delay Model", *Proc. IEEE Intl. Con. Wafer Scale Integration*, Jan. 1993, pp. 262-267.
- [ZPK91] D. Zhou, F. P. Preparata and S. M. Kang, "Interconnection Delay in Very High-Speed VLSI", *IEEE Trans. on Circuits and Systems* 38(7), July 1991, pp. 779-790.
- [ZSTGC94] D. Zhou, S. Su, F. Tsui, D. S. Gao and J. S. Cong, "A Simplified Synthesis of Transmission Lines with A Tree Structure", *Intl. Journal of Analog Integrated Circuits and Signal Processing*, Jan. 1994, pp. 19-30.