

Ultra Fast Fixed-Frequency Hysteretic Buck Converter With Maximum Charging Current Control and Adaptive Delay Compensation for DVS Applications

Feng Su, *Student Member, IEEE*, Wing-Hung Ki, *Member, IEEE*, and Chi-Ying Tsui, *Member, IEEE*

Abstract—An integrated DC–DC hysteretic buck converter with ultrafast adaptive output transient response for reference tracking is presented. To achieve the fastest up-tracking speed, the maximum charging current control is introduced to charge up the output voltage with the maximum designed current. For down-tracking, the output is discharged by the load only to save energy. Although the converter works with hysteretic voltage mode control, an adaptive delay compensation scheme is employed to keep the switching frequency constant at 850 kHz to within $\pm 2.5\%$ across the whole operation range. The integrated buck converter was fabricated using a $0.35\ \mu\text{m}$ CMOS process. With an input voltage of 3 V, the output voltage can be regulated between 0.5 and 2.5 V. With a load resistor of $10\ \Omega$, the up-tracking speed of the maximum reference step (0.5 to 2.5 V) is $12.5\ \mu\text{s}/\text{V}$. All design features are verified by extensive measurements.

Index Terms—Adaptive delay compensation, adaptive output, current sensor, dynamic voltage scheduling (DVS), maximum charging current control, pseudocontinuous conduction mode (PCCM), rail-to-rail comparator, reference tracking.

I. INTRODUCTION

DYNAMIC voltage and frequency scheduling (DVFS) is one of the effective solutions for reducing the power consumption of digital systems [1]–[3]. Depending on the workload of the task and the slack available from the system, the clock frequency of executing a task and the corresponding supply voltage are varied during run-time in order to optimize the dynamic and leakage power consumption while still satisfying the deadline requirement. A critical component for implementing DVFS is the adaptive power converter that could provide variable supply voltage with fast tracking speed. It is usually implemented by a switching converter due to its high efficiency [4]–[8]. A switching converter with variable output voltage for DVFS applications should have the following characteristics.

- 1) It should attain system stability across the whole operation range.
- 2) It should have a fast tracking speed to minimize latency and losses when switching between different voltage levels.

Manuscript received August 31, 2007; revised December 3, 2007. This work was supported in part by the Hong Kong Research Grants Council under Grant CERG 6311/04E and HKUST6256/04E.

The authors are with the Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Clear Water Bay, Hong Kong SAR (e-mail: sufeng@ece.ust.hk; eeki@ece.ust.hk; eetsui@ece.ust.hk).

Digital Object Identifier 10.1109/JSSC.2008.917533

This provides higher flexibility for the system to optimize the voltage scheduling. Tracking time of the order of $10\ \mu\text{s}$ or shorter are preferred, which are much faster than most of the state-of-the-art designs.

- 3) Reverse current from the output capacitor back to the input supply or ground should be avoided to reduce power loss.
- 4) It is advisable to maintain a constant switching frequency so that electromagnetic interference (EMI) noise spectrum is known and conform to common practice in the industry.

In this paper, an integrated DC–DC buck (step-down) converter that has the above characteristics for DVFS applications is presented. In Section II, a simple and effective reference tracking scheme, denoted as maximum charging current (MCC, or MC^2) control, is proposed. Here, the output voltage of the converter up-tracks the reference voltage using the maximum allowable current within the safe limit of the chip. For down-tracking, to reduce the power loss, the inductor stops to supply power to the output capacitor and the output capacitor is discharged by the load current only. Section III presents the system architecture of the converter that operates in hysteretic voltage-mode control to ensure stability. Section IV discusses the detailed circuit implementation that includes two integrated on-chip current sensors and the adaptive delay compensation (ADC) circuitry. The ADC includes a frequency-error detector and a voltage-controlled delay unit to keep the switching frequency at 850 kHz to within $\pm 2.5\%$ across the whole operation range. Section V presents and discusses experimental results, and Section VI summarizes our research efforts with some concluding remarks.

II. MCC CONTROL

A switching converter implementing DVFS requires fast reference tracking. For up-tracking, the output voltage V_o is changed from a lower voltage V_{o1} to a higher voltage V_{o2} with a scheduled change in the reference voltage V_{ref} . To achieve a fast reference tracking speed, a large current is needed to charge or discharge the output capacitor C_o . To alleviate the metal electromigration effect, there is a current density limit for the on-chip metal rails, which is usually of the order of $1\ \text{mA}/\mu\text{m}$ [9]. At the same time, the metal rails cannot be exceedingly wide in order to keep the cost down. Thus, there is a maximum current I_{max} that the design can handle. Hence, the fastest way to charge up C_o from V_{o1} to V_{o2} is to keep the charging current at I_{max} all the time. The up-tracking time $T_{\uparrow\text{min}}$, is thus equal




Fig. 1. Fast reference tracking strategy.

to $C_o(V_{o2} - V_{o1})/I_{max}$. $T_{\uparrow min}$ is the theoretical minimum and is not attainable in practice, because: 1) the inductor current I_l has to ramp up from a lower steady-state value and cannot become I_{max} instantaneously and 2) I_{max} has to supply the load current I_{load} also, reducing the effective charging current for C_o .

Here, we propose a fast reference-tracking scheme. The up-tracking process can be divided into the following three phases as shown in Fig. 1.

- 1) Inductor current ramp up phase ($T_{\uparrow 1}$): During $T_{\uparrow 1}$, the inductor current ramps up from the output (load) current I_{load1} to the maximum allowable current I_{max} with full duty cycle. $T_{\uparrow 1}$ can be calculated as

$$T_{\uparrow 1} = \frac{L(I_{max} - I_{load1})}{(V_{dd} - V_{o1})}. \quad (1)$$

Note that the controller should be able to produce full duty ratio if $T_{\uparrow 1}$ is larger than the switching period.

- 2) Maximum current charging phase ($T_{\uparrow 2}$): During $T_{\uparrow 2}$, the inductor current switches between two predefined levels I_{Pmax} and I_{Nmin} (the details will be discussed in Section III) such that the average inductor current is kept at $I_{max} = (I_{Pmax} + I_{Nmin})/2$. The maximum current is charging the output capacitor at full speed until the capacitor voltage reaches the predefined value V_{o2} . $T_{\uparrow 2}$ is then given by

$$T_{\uparrow 2} = \frac{C_o(V_{o2} - V_{o1})}{I_{max}}. \quad (2)$$

- 3) Inductor current ramp down phase ($T_{\uparrow 3}$): When the output voltage reaches the predefined value, the inductor current is then decreased to the new output current I_{load2} . The load transient time $T_{\uparrow 3}$ depends on the control methodology of the converter. The total up-tracking time is

$$T_{\uparrow} = T_{\uparrow 1} + T_{\uparrow 2} + T_{\uparrow 3}. \quad (3)$$

For down-tracking, if the system allows reversion current flow from the output capacitor back to the input voltage source or to ground, a similar control strategy as the up-tracking case can be applied, where the maximum charging current is replaced by the maximum discharging current (and the inductor current is negative). However, to reduce the DVFS overhead and to achieve more energy saving, reversion current should be avoided. In this case, the output is discharged by the load current only during this period, and the down-tracking speed is then dominated by $T_{\downarrow 2}$ that could be quite long under light load conditions. A long $T_{\downarrow 2}$ is not important for DVFS applications as a higher power supply voltage supports a higher switching frequency, and the task is guaranteed to be completed before deadline.

From the above discussion, it is clear that in order to obtain a tracking time close to the theoretical minimum the converter should have the following capabilities:

- The converter should be able to apply full or zero duty cycles to increase or decrease the inductor current to minimize $T_{\uparrow 1}$ and $T_{\downarrow 1}$.
- The converter should have fast response, even for a large current change, to minimize $T_{\uparrow 3}$ and $T_{\downarrow 3}$.
- The converter should have a current limiting circuit to prevent the charging current from going beyond I_{max} of the system and a reversion control circuit to prevent reversion current from flowing back to the input source.

III. SYSTEM ARCHITECTURE

Hysteretic voltage-mode control, also known as band-band control or ripple voltage control, is well known for its fast response for line and load transients. Moreover, hysteretic switching converters have been shown to have unconditional stability under all operation conditions [10], [11]. We discuss stability from the operation of the converter here rather than using state plane analysis. We use Fig. 2 for the illustration. Without loss of generality, continuous conduction mode (CCM) is assumed. If the output voltage V_o is lower than the low-voltage limit V_{oL} , the hysteretic comparator turns on the pMOS power switch M_P , charging up the output capacitor C_o through the inductor L , and the output voltage V_o increases. The voltage across the inductor is $V_l = V_{dd} - V_o > 0$. Eventually, V_o will be higher than the preset high-voltage limit V_{oH} . Due to delay in the loop, the gate drive V_g switches from V_{gnd} (0 V) to V_{dd} after t_{dly2} as shown in Fig. 2(b), turning off M_P , turning on the nMOS power switch M_N , and allowing the inductor current I_l to flow from ground to charge up C_o . The inductor voltage is then $V_l = -V_o < 0$ and I_l ramps down. When I_l ramps below the average inductor current, V_o decreases and eventually the load current I_{load} drains the output capacitor C_o until V_o drops below the low-voltage limit V_{oL} again. If a change in the input voltage or the output current causes V_o to be outside the band limited by V_{oL} and V_{oH} , the hysteretic comparator will issue gate drive signals to charge or discharge C_o continuously (that is, full or zero duty cycle) to steer V_o back to within the band as quickly as possible. Thus, the output voltage is corrected as fast as the output power filter (L and C_o) allows and, incidentally, the converter is unconditionally stable. The propagation delays t_{dly1} and t_{dly2} shown in Fig. 2 depend on the delay of the




Fig. 2. Conventional hysteretic voltage-mode control of buck converter. (a) System architecture. (b) Waveforms of V_o and V_g .

hysteretic comparator and the latch. In practice, any functional block in the loop, such as the nonoverlapping circuit or the gate drive buffers, would all contribute to the propagation delays.

The hysteretic converter has two main disadvantages. First, as the control loop allows full and zero duty cycles, the inductor current could rise beyond the current limit of the power switches during large signal transient responses, for example, during the start-up period. Second, the switching frequency f_s varies with all of the design parameters of the converter, such as V_{dd} , V_o , L , C_o , etc. [12]. We use V_{oH} and V_{oL} as an example. If $V_{oH} - V_{oL}$ is smaller, then f_s is higher. However, even when $V_{oH} = V_{oL}$, f_s is not infinitely high, because the control loop has delay. In this research, we use $V_{oH} = V_{oL}$ so that only one comparator is needed. At the same time, in order to achieve a fixed switching frequency, we propose an adaptive delay compensation scheme. The overall system architecture of the proposed converter, which implements both the maximum charging control and the hysteretic control, is shown in Fig. 3.

The proposed hysteretic buck converter uses only one reference voltage V_{ref} (instead of V_{oH} and V_{oL}) to define the output voltage V_o . An adaptive delay compensator (ADC) is used to regulate the switching frequency to a preset value. The ADC has two subblocks, a frequency-error detector (FED), and a voltage-controlled delay (VCD). The switching frequency is determined by the preset voltage V_F . The FED detects the error between V_F and V_{cmp} and generates a control signal V_{ctrl} to drive the VCD to regulate the switching frequency. Synchronous rectification is implemented by the switches M_P and M_N , and both the “switch” current of M_P and the “diode” current of M_N are

monitored by on-chip current sensors [13], [14] to produce voltages V_P and V_N for the maximum charging current control. The converter is designed to operate in pseudocontinuous conduction mode (PCCM) in the steady state [15], [16]. The voltage V_{PCCM} that corresponds to the current level I_{PCCM} determines the valley inductor current, and, as shown in Fig. 4, if I_{PCCM} is set to zero, the converter then works in discontinuous conduction mode (DCM). Whether the converter works in PCCM or DCM, the freewheel switches M_{FWP} and M_{FWN} are turned on when the sensed “diode” current reaches I_{PCCM} . In any case, I_{PCCM} is set to be very low, such that both M_{FWP} and M_{FWN} are small switches. In fact, we may use only M_{FWP} or M_{FWN} to simplify the control.

As shown in Fig. 1, during the up-tracking period when V_{ref} is changed from V_{o1} to V_{o2} , in-rush current is needed to charge up the output capacitor quickly, so that the output voltage could track the reference voltage as quickly as the system allows under safe conditions. Voltage levels V_H and V_L define the high and low limits of the inductor current during tracking transients, respectively. When V_o is lower than V_{o2} , the power transistor M_P is turned on, and V_{dd} then charges up the inductor L , and the inductor current ramps up. M_P will be turned off when $I_\ell = I_{Pmax}$, which is manifested as $V_P = V_H$. At the same time, M_N is turned on to discharge I_ℓ until the current of M_N is lower than I_{Nmin} (manifested as V_L) and then M_P will be turned on again. The swing of the inductor current is around 200 mA in this design. As V_o has not reached V_{o2} yet, the converter undergoes switching activities, turning on and off M_P and M_N alternately. As I_{Pmax} is higher than I_{load} , V_o will eventually be charged up to V_{o2} , and I_ℓ is then allowed to discharge all the way to I_{load} and steady state is reached again. Note that, for a switching converter, the inductor current cannot be a constant during switching, and the maximum charging current should be considered as $I_{max} = (I_{Pmax} + I_{Nmin})/2$. Consequently, the converter achieves the fastest practical up-tracking speed subject to the limitation of the charging constraints discussed above. When the output voltage is changed from a higher V_{o2} to a lower V_{o1} , we do not want to have reversion current to flow back to the input supply or to the ground, thus the fastest way is to use the load current to discharge C_o , and $T_{min\downarrow} = C_o(V_{o2} - V_{o1})/I_{load}$. Hence, when V_{ref} is changed from V_{o2} to V_{o1} , both M_P and M_N are turned off until $V_o = V_{o1}$, and the steady state is reached.

For applications where the tracking speed is more important than power efficiency, the up-tracking response could be enhanced by adding a direct charging path (DCP), as shown in Fig. 3, to charge the output directly with the supply voltage through a switch. It is activated only when the inductor current I_ℓ has ramped up to the predefined maximum current level I_{Pmax} ($V_P > V_H$) and V_{max} switches from “0” to “1.” The maximum charging control mechanism remains operative and the output capacitor is charged up by both the inductor current and the supply voltage. When the output voltage rises above V_{ref} , triggering V_{cmp} to switch from “0” to “1,” the DCP switch is then turned off immediately. Similarly, a direct discharging path (DDP) could be added to sink current from the output to ground directly to improve the down-tracking response. Note that both the DCP and DDP switches are lossy, and they could be disabled if efficiency is a major concern. Unlike M_P or M_N , these




Fig. 3. System architecture of the proposed hysteretic buck converter.




Fig. 4. Inductor current in (a) PCCM and (b) DCM.

switches could be very small, as their own resistance is designed to limit the charging current to within a safe limit.

As discussed above, the conventional hysteretic buck converter is unconditionally stable [10], [11]. However, our proposed design has an additional loop for compensating the loop delay and regulating the switching frequency to a constant. An immediate question is thus: Is the modified buck converter still unconditionally stable? Clearly, if the delay of the adaptive delay compensator is fixed (or the control signal V_{ctrl} is fixed), then our proposed converter resembles a regular hysteretic buck converter and is thus unconditionally stable. It implies that, if the bandwidth of the delay compensation loop is much slower than the voltage regulation loop, the stability of the buck converter will not be affected. Hence, we design the delay compensation loop such that its bandwidth is much smaller than that of the voltage regulator loop.

IV. CIRCUIT IMPLEMENTATION OF THE HYSTERETIC BUCK CONVERTER

A. Integrated On-Chip Current Sensors

Fig. 5(a) and (b) shows the on-chip CMOS current sensors for M_p and M_n , respectively. They are based on the matched current source technique proposed in [13]. More accurate current sensors such as those proposed in [14] can also be used. As the two current sensors operate in a similar fashion, we only use the current sensor of M_n as an example to illustrate the operation principle. The sensing nMOS M_{Ns} and the power nMOS M_n have the same gate, source, and bulk connections, and the W/L ratio of M_{Ns} to M_n is 1/1500. When $\phi_n = V_{dd}$, M_n and M_{Ns} are turned on. The transistors M_1 to M_4 form a differential common-gate amplifier with the drain voltages of M_n and M_{Ns} (V_{gnd} and V_s , respectively) as inputs. Ideally, M_1 and M_2 supply the bias currents I_b and M_5 supplies the sensed current I_{Ns} . As I_{Ns} is very small, the gate voltages of M_5 and M_2 differ by a few hundred millivolts at most, providing a good matching between the pairs (M_1, M_2) and (M_3, M_4) , and forcing V_s to be equal to V_{gnd} . Therefore, the sensed current I_{Ns} is equal to $(1/1500)I_n$ and is mirrored to R_N to give V_N for control. The scaling of 1:1500 is rather accurate when I_n is large, for example, of the order of 100 mA.

B. Frequency Error Detector (FED)

The ADC consists of the FED and the VCD, as shown in Figs. 6 and 8, respectively. The voltage V_{cmp} in Fig. 6 is the output of the comparator that compares V_{ref} and V_o of the converter shown in Fig. 3. The switching period of V_{cmp} is T_{cmp} , which is also the switching period of the converter. The FED




Fig. 5. Current sensor for (a) M_N and (b) M_P .

detects the frequency error (V_{Ferr}) between $1/T_{cmp}$ and the switching frequency f_s defined by V_F and converts the error signal V_{Ferr} into the control signal V_{ctrl} , which is fed to the VCD for adjusting the delay.

Fig. 6(a) shows the detailed implementation of the FED. Initially, the timing capacitor C_p is discharged ($V_{dch} = "1"$), the output of the FED comparator V_{c1} is "0", and V_{Ferr} is "0". When V_o falls below V_{ref} , V_{cmp} switches from "1" to "0", the FED latch then switches to give $V_{dch} = "0"$, turning on the current source I_p to charge up C_p , and setting V_{Ferr} to "1". When the voltage V_{Cp} reaches V_F , V_{Ferr} is reset to "0", shutting off I_p and discharging C_p back to GND. The duration for $V_{Ferr} = "1"$ is $T_p = V_F C_p / I_p$. Hence, every time V_{cmp} falls to "0", a pulse of length T_p is generated at V_{Ferr} . This pulse train is then filtered by a subsequent charge pump with a charging current I_{ch} of $7I_q$ and a discharging current I_{dch} of $3I_q$ such that the filtered signal V_{ctrl} will finally be settled down when $T_{cmp} = 10T_p/3 = T$, as shown in Fig. 6(b). If $T_{cmp} > T$, as shown in Fig. 6(c), V_{ctrl} will fall, shortening the delay. Similarly, if $T_{cmp} < T$, as shown in Fig. 6(d), V_{ctrl} will rise, lengthening the delay from the VCD block. Hence, the delay is adaptively adjusted to regulate T_{cmp} to be T .

The ratio of the charging current I_{ch} to the discharging current I_{dch} has to be larger than 1 ($7/3$ in this case) to avoid ambiguity in delay compensation. If the ratio is smaller than 1, when




Fig. 6. (a) FED. (b) $T_{cmp}/T_p = 10/3$. (c) $T_{cmp}/T_p > 10/3$. (d) $T_{cmp}/T_p < 10/3$.




Fig. 7. Demonstrating ambiguity in delay compensation.

V_{ctrl} reaches the steady state, its duty cycle must be larger than 0.5. For example, assuming that $I_{ch}/I_{dch} = 0.5$ as shown in Fig. 7(a) and (b), and the duty cycle of V_{Ferr} is $2/3$ in the steady state. In the frequency error detector, the falling edge of V_{cmp} will trigger V_{Ferr} with a pulse T_p wide only when V_{Ferr} is "0."




Fig. 8. (a) VCD. (b) Waveforms of various nodes.

During the T_p period, $V_{Ferr} = "1"$ and any new coming triggering signals will be missed out. As shown in Fig. 7(b), V_{cmp2} misses one trigger every two periods. Compared with Fig. 7(a), for the same V_{ctrl1} and V_{Ferr} waveforms, $2T_{cmp2} = T_{cmp1} = T$, and both $1/T$ and $1/2T$ could be the switching frequency of the system, causing ambiguity. If $I_{ch}/I_{dch} > 1$, then the duty cycle of V_{Ferr} in the steady state must be less than 0.5, which guarantees no trigger will be missed when V_{ctrl1} settles in the steady state, avoiding ambiguity. It should be noted that the matching accuracy between I_{ch} and I_{dch} (7:3 in this case) is not critical as long as the ratio is larger than 1.

C. Voltage Controlled Delay (VCD)

Fig. 8(a) shows the implementation of the VCD. The input signal of VCD is V_{cmp} , which is the output of the comparator that compares V_{ref} and V_o . The output signal is V_{dly} , and is the delayed version of V_{cmp} . When V_{cmp} changes from "0" to "1," the charging current I_{up} is directed to charge C_{dly} from 0 V to V_{ctrl1} . After a delay of $t_{r(VCD)} = V_{ctrl1} \times C_{dly}/I_{up}$, the output signal V_{dly} jumps from "0" to "1" [Fig. 8(b)]. Similarly, when V_{cmp} changes from "1" to "0," the discharging current I_{dn} is directed to discharge C_{dly} from V_{ctrl1} to 0 V. After a delay of $t_{f(VCD)} = V_{ctrl1} \times C_{dly}/I_{dn}$, the output signal V_{dly} jumps from "1" to "0." Hence, V_{dly} is the delayed version of V_{cmp} ,




Fig. 9. Comparators for VCD: (a) CMPa and (b) CMPb.

with a rising edge delay of $t_{r(VCD)}$ and a falling edge delay of $t_{f(VCD)}$. Some of the crucial waveforms of the VCD are shown in Fig. 8(b). The exact description of the action of the three latches is tedious but straightforward, and is not provided. However, we want to mention that in order to obtain the correct signals, SR_1 and SR_2 are NOR latches and SR_3 is a NAND latch. Due to forbidden states, the outputs of an SR latch are not complementary signals and, therefore, inverters are used to convert V_{up} and V_{dn} correctly to drive the switches for I_{up} and I_{dn} , respectively.

The comparator CMPa should have a rail-to-rail input stage to accommodate for the wide voltage ranges of V_{Cdy} and V_{ctrl1} , and the comparator CMPb should be ground sensing. Fig. 9(a) shows the schematic of CMPa, which consists of a p-input amplifier and an n-input amplifier. When the inputs are close to V_{dd} , the p-input amplifier is shut off, and when the inputs are close to ground, the n-input amplifier is shut off. Hence, the gain of the comparator changes with the input signals. As long as the gain is high enough, the comparator could function as designed. Fig. 9(b) shows the schematic of CMPb. For both comparators, built-in offset voltages are introduced by assigning different sizes to the input transistors. For example, a positive offset voltage V_{osB} is introduced at the positive input terminal of CMPb, such that the signal V_{dlyR} switches from "0" to "1" as soon as V_{Cdy} is discharged below V_{osB} instead of 0 V. The offset voltages for other comparators are introduced similarly, and clearly, the delays $t_{r(VCD)}$ and $t_{f(VCD)}$ have to be adjusted accordingly.




Fig. 10. Micrograph of fabricated chip.




Fig. 11. Typical profiles of I_l and V_x in the steady state.




Fig. 12. Typical reference tracking response.

V. MEASUREMENT RESULTS

The converter was fabricated in a 0.35 μm CMOS process, and the micrograph is shown in Fig. 10. The freewheel switch is very small as it only needs to conduct a current of 10 mA. Fig. 11 shows the inductor current I_l and the switching node voltage V_x when the converter is operating in PCCM in the steady state. The adaptive delay compensator regulates the switching frequency at 850 kHz. With the load current $I_{load} = 50$ mA and the freewheel current $I_{pccm} = 10$ mA, the control loop gives the peak inductor current as 135 mA. Fig. 12 shows a typical reference tracking response for a switching of the reference voltage between 0.5 and 2.5 V with a fixed $R_{load} = 10 \Omega$. For the up-tracking case, the maximum current charging control worked as expected, limiting the inductor current to within the bounds of $I_{Pmax} = 1$ A and $I_{Nmin} = 0.8$ A. The up-tracking speed is 12.5 μs/V (the ideal up-tracking speed is 11 μs/V, where $t_{ideal} = C_o(V_2 - V_1)/(I_{Pmax} - I_{load})$). For down-tracking, C_o (10 μF) is discharged by R_{load} only, and the output settled in 200 μs. The ADC controlling voltage V_{ctrl} (which is the output voltage of the frequency error detector) settled within 200 μs for both the up- and down-tracking cases. Fig. 13 shows the tracking responses under different I_{load} , with a step change in the reference voltage of 0.5 V. Obviously, a




Fig. 13. Reference tracking responses under different I_{load} . (a) Up-tracking from 0.5 V to 2.5 V with $I_{load} = 50$ mA. (b) Up-tracking from 0.5 V to 2.5 V with $I_{load} = 500$ mA. (c) Down-tracking from 2.5 V to 0.5 V with $I_{load} = 50$ mA. (d) Down-tracking from 2.5 V to 0.5 V with $I_{load} = 500$ mA.




Fig. 14. Reference tracking responses with and without DCP. (a) Up-tracking from 0.5 V to 2.5 V with DCP at $I_{load} = 500$ mA. (b) Up-tracking from 0.5 V to 2.5 V without DCP at $I_{load} = 500$ mA. (c) Up-tracking from 0.5 to 2.5 V with DCP at $R_{load} = 10 \Omega$. (d) Up-tracking from 0.5 to 2.5 V without DCP at $R_{load} = 10 \Omega$.




Fig. 15. Switching frequency with and without ADC.

heavy output load current makes the up-tracking time longer and the down-tracking time shorter. Fig. 14 shows the tracking responses when the direct charging path is activated. For a load current of 500 mA, the up-tracking speed is 5 μs/0.5 V with DCP [Fig. 14(a)], compared with 30 μs/0.5 V without DCP [Fig. 14(b)]. Fig. 15 shows the converter switching frequency

TABLE I
SUMMARY OF FABRICATED CHIP

Fabrication Process	AMS 0.35 μ m 2P4M
Chip Area	1.674mm ² (972 μ m x 1722 μ m)
Supply Voltage V_{dd}	3V
Output Voltage V_{out}	0.5V ~ 2.5V
Loading Current I_{load}	30mA ~ 500mA
Power Efficiency η	88% ~ 94.5% @ $V_{out} = 1.5V$
Inductor / Capacitor	$L = 4.7\mu$; $C_o = 10\mu$
Switching Frequency f_s	850kHz to within $\pm 2.5\%$ error @ $V_{dd} = 3V$
Maximum Charging Current	$I_H = 1A$; $I_L = 800mA$
Reference Tracking Speed (without DCP)	25 μ s for 0.5V \rightarrow 2.5V with $R_{load} = 10\Omega$ 200 μ s for 2.5V \rightarrow 0.5V with $R_{load} = 10\Omega$
Reference Tracking Speed (with DCP)	12 μ s for 0.5V \rightarrow 2.5V with $R_{load} = 10\Omega$ 200 μ s for 2.5V \rightarrow 0.5V with $R_{load} = 10\Omega$

with and without adaptive delay compensation. With no delay compensation, for $V_{dd} = 3.0V$, the switching frequency changes from 886 kHz to 1.57 MHz, a change of $\pm 28\%$ w.r.t. the average frequency of 1.23 MHz. With delay compensation, the range is from 828 to 866 kHz, which is a minute change of only $\pm 2.2\%$ and is within 5% of the target frequency of 850 kHz. Table I summarizes the design parameters and the measurement results.

VI. CONCLUSION

We proposed, fabricated, and tested an integrated hysteretic buck converter with maximum charging current control to achieve fast reference tracking. The measured up-tracking speed was close to the ideal tracking speed as discussed in Section II. The variable frequency nature usually associated with hysteretic converters was corrected by introducing an adaptive delay compensator, and a fixed frequency converter was achieved. Measurement results cope well with the theoretical analysis and simulation results (not shown), and we conclude that maximum charging current control is suitable for power management implementing dynamic voltage scheduling.

REFERENCES

- [1] V. Gutnik and A. Chandrakasan, "Embedded power supply for low power DSP," *IEEE Trans. Very Large-Scale Integr. (VLSI) Syst.*, vol. 5, no. 6, pp. 425–435, Dec. 1997.
- [2] J. Goodman, A. P. Dancy, and A. P. Chandrakasan, "An energy/security scalable encryption processor using an embedded variable voltage dc/dc converter," *IEEE J. Solid-State Circuits*, vol. 33, no. 11, pp. 1799–1809, Nov. 1998.
- [3] F. Ichiba *et al.*, "Variable supply voltage scheme with 95%-efficiency DC-DC converter for MPEG-4 codec," in *Proc. IEEE Int. Symp. Low Power Electron. Design*, 1999, pp. 54–59.
- [4] W. Namgoong, M. Yu, and T. Meng, "A high-efficiency variable voltage CMOS dynamic dc-dc switching regulator," in *IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, Feb. 1997, pp. 380–381.
- [5] M. Hiraki *et al.*, "A 63 μ W standby-power micro-controller with on-chip hybrid regulator scheme," in *Symp. VLSI Circuits Dig. Tech. Papers*, Jun. 2001, pp. 225–228.
- [6] D. Ma, W. H. Ki, and C. Y. Tsui, "An integrated one-cycle control buck converter with adaptive output and dual loops for output error correction," *IEEE J. Solid-State Circuits*, vol. 39, no. 1, pp. 140–149, Jan. 2004.
- [7] G. Wei and M. Horowitz, "A fully digital, energy-efficient, adaptive power-supply regulator," *IEEE J. Solid-State Circuits*, vol. 34, no. 4, pp. 520–528, Apr. 1999.
- [8] J. Kim and M. Horowitz, "An efficient digital sliding controller for adaptive power supply regulation," in *IEEE Symp. VLSI Circuits Dig. Tech. Papers*, Jun. 2001, pp. 133–136.

- [9] AMS 0.35 μ m CMOS C35 Process Parameters.
- [10] W. W. Burns and T. G. Wilson, "State trajectories used to observe and control dc-to-dc converters," *IEEE Trans. Aerosp. Electron. Syst.*, vol. AES-12, no. 6, pp. 706–717, Nov. 1976.
- [11] K. Leung and H. Chung, "Dynamic hysteresis band control of the buck converter with fast transient response," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 52, no. 7, pp. 398–402, Jul. 2005.
- [12] "Designing Fast Response Synchronous Buck Regulators Using the TPS5210," Texas Instruments, Mar. 1999.
- [13] W. H. Ki, "Current Sensing Technique Using MOS Transistors Scaling With Matched Bipolar Current Sources," U.S. Patent 5 757 174, May 26, 1998.
- [14] H. Lam, W. H. Ki, C. Y. Tsui, and D. Ma, "Integrated 0.9 V charge-control switching converter with self-biased current sensor," in *Proc. IEEE Int. Midwest Symp. Circuits Syst.*, Hiroshima, Japan, Jul. 2004, pp. II.305–II.308.
- [15] D. Ma, W. H. Ki, and C. Y. Tsui, "A pseudo-CCM/DCM SIMO switching converter with freewheel switching," *IEEE J. Solid-State Circuits*, vol. 38, no. 6, pp. 1007–1014, Jun. 2003.
- [16] D. Ma and W. H. Ki, "Fast-transient PCCM switching converter with freewheel switching control," *IEEE Trans. Circuits Syst. II, Exp. Briefs*, vol. 54, no. 9, pp. 825–829, Sep. 2007.



Feng Su (S'03) received the B.Sc. degree in automations from the Shanghai Jiao Tong University (SJTU), Shanghai, China, in 2003. He is currently working toward the Ph.D. degree at the Hong Kong University of Science and Technology, Hong Kong.

His research interests are fully integrated power management units for RFID, micro-sensor and biomedical systems, analog IC design techniques with emphasis on high-performance switch mode and switched-capacitor power converters.



Wing-Hung Ki (S'86–M'91) received the B.Sc. degree from the University of California, San Diego, in 1984, the M.Sc. degree from the California Institute of Technology, Pasadena, in 1985, and the Engineer Degree and the Ph.D. degree from the University of California, Los Angeles, in 1990 and 1995, respectively, all in electrical engineering.

He joined Micro Linear Corporation, San Jose, CA, in 1992 as a Senior Design Engineer with the Department of Power and Battery Management, working on the design of power converter controllers.

He then joined the Hong Kong University of Science and Technology in 1995, where he is now an Associate Professor with the Department of Electronic and Computer Engineering. His research interests are switch mode power converters, charge pumps, low dropout regulators, bandgap references, power management for micro-sensor and RFID applications, and analog IC design methodologies.

Dr. Ki served as an Associate Editor of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II—EXPRESS BRIEFS (2004–2005). He was the recipient of the Asia Innovator Award (1998) granted by EDN Asia, the Outstanding Design Award (2004), and the Special Feature Award (2006) of the LSI University Design Contest organized by the Asia and South Pacific Design Automation Conference.



Chi-Ying Tsui (M'95) received the B.S. degree in electrical engineering from the University of Hong Kong and the Ph.D. degree in computer engineering from the University of Southern California, Los Angeles, in 1994.

He joined the Hong Kong University of Science and Technology in 1994 and is currently an Associate Professor with the Department of Electronic and Computer Engineering. He is also a cofounder of Perception Digital Ltd., which focuses on multimedia and wireless design. His research interests

are designing VLSI architectures for low-power multimedia and wireless applications, designing power management circuits and techniques for embedded portable devices, and ultralow-power system design.