

Ultrathin compound semiconductor on insulator layers for high-performance nanoscale transistors

Hyunhyub Ko^{1,2,3*†}, Kuniharu Takei^{1,2,3*}, Rehan Kapadia^{1,2,3*}, Steven Chuang^{1,2,3}, Hui Fang^{1,2,3}, Paul W. Leu^{1,2,3}, Kartik Ganapathi¹, Elena Plis⁵, Ha Sul Kim⁵, Szu-Ying Chen⁴, Morten Madsen^{1,2,3}, Alexandra C. Ford^{1,2,3}, Yu-Lun Chueh⁴, Sanjay Krishna⁵, Sayeef Salahuddin¹ & Ali Javey^{1,2,3}

Over the past several years, the inherent scaling limitations of silicon (Si) electron devices have fuelled the exploration of alternative semiconductors, with high carrier mobility, to further enhance device performance^{1–8}. In particular, compound semiconductors heterogeneously integrated on Si substrates have been actively studied^{7,9,10}; such devices combine the high mobility of III–V semiconductors and the well established, low-cost processing of Si technology. This integration, however, presents significant challenges. Conventionally, heteroepitaxial growth of complex multilayers on Si has been explored^{9,11–13}—but besides complexity, high defect densities and junction leakage currents present limitations in this approach. Motivated by this challenge, here we use an epitaxial transfer method for the integration of ultrathin layers of single-crystal InAs on Si/SiO₂ substrates. As a parallel with silicon-on-insulator (SOI) technology¹⁴, we use ‘XOI’ to represent our compound semiconductor-on-insulator platform. Through experiments and simulation, the electrical properties of InAs XOI transistors are explored, elucidating the critical role of quantum confinement in the transport properties of ultrathin XOI layers. Importantly, a high-quality InAs/dielectric interface is obtained by the use of a novel thermally grown interfacial InAsO_x layer (~1 nm thick). The fabricated field-effect transistors exhibit a peak transconductance of ~1.6 mS μm⁻¹ at a drain–source voltage of 0.5 V, with an on/off current ratio of greater than 10,000.

Epitaxial lift-off and transfer of crystalline microstructures to various support substrates has been shown to be a versatile technique for applications ranging from optoelectronics to large-area electronics^{15–18}. Specifically, high-performance, mechanically flexible macro-electronics and photovoltaics have been demonstrated on plastic, rubber and glass substrates by this method^{19–21}. Here we use a modified epitaxial transfer scheme for integrating ultrathin InAs layers (with nanometre-scale thicknesses) on Si/SiO₂ substrates for use as high-performance nanoscale transistors. These InAs layers are fully depleted, which is an important criterion for achieving high-performance field-effect transistors (FETs) with respectable ‘off’ currents based on small bandgap semiconductors. The transfer is achieved without the use of adhesive layers, thereby allowing the use of purely inorganic interfaces with low interface trap densities and high stability. Figure 1a shows a diagram of the fabrication process for InAs XOI substrates (see Methods for details).

We used atomic force microscopy (AFM) to characterize the surface morphology and uniformity of the fabricated XOI substrates. Figure 1b and c shows representative AFM images of an array of InAs nanoribbons (~18 nm thick) on a Si/SiO₂ substrate, clearly depicting the smooth surfaces (<1 nm surface roughness) and high uniformity of the enabled structures over large areas. Uniquely, the process readily enables the heterogeneous integration of different III–V materials and structures on a single substrate through a multi-step epitaxial transfer

process. To demonstrate this capability, a two-step transfer process was used to form ordered arrays of 18- and 48-nm-thick InAs nanoribbons that are perpendicularly oriented on the surface of a Si/SiO₂ substrate (Fig. 1d, e). This result demonstrates the potential capacity of the proposed XOI technology for generic heterogeneous and/or hierarchical assembly of crystalline semiconducting materials. In the future, a similar scheme may be used to enable the fabrication of both p- and n- type transistors on the same chip for complementary electronics based on the optimal III–V semiconductors.




Figure 1 | Fabrication scheme for ultrathin InAs XOI, and AFM images. **a**, Schematic procedure for the assembly of InAs XOI substrates by an epitaxial transfer process. The epitaxially grown, single-crystal InAs films are patterned with PMMA and wet etched into nanoribbon arrays. A subsequent selective wet etch of the underlying AlGaSb layer and the transfer of nanoribbons by using an elastomeric PDMS slab result in the formation of InAs nanoribbon arrays on Si/SiO₂ substrates. **b**, **c**, AFM images of InAs nanoribbon arrays on a Si/SiO₂ substrate. The nanoribbons are ~10 μm long, 18 nm high and ~300 nm wide. **d**, **e**, AFM images of InAs nanoribbon superstructures on a Si/SiO₂ substrate, consisting of two layers of perpendicularly oriented nanoribbon arrays with 18- and 48-nm thicknesses, as assembled by a two-step epitaxial transfer process.

¹Electrical Engineering and Computer Sciences, University of California, Berkeley, California 94720, USA. ²Materials Sciences Division, Lawrence Berkeley National Laboratory, Berkeley, California 94720, USA. ³Berkeley Sensor and Actuator Center, University of California, Berkeley, California 94720, USA. ⁴Materials Science and Engineering, National Tsing Hua University, Hsinchu 30013, Taiwan. ⁵Electrical and Computer Engineering Department, and Center for High Technology Materials, University of New Mexico, Albuquerque, New Mexico 87106, USA. †Present address: School of Nanotechnology and Chemical Engineering, Ulsan National Institute of Science and Technology, Ulsan Metropolitan City, South Korea.

*These authors contributed equally to this work.

To shed light on the atomic structure of the interfaces, cross-sectional transmission electron microscopy (TEM) images of an InAs XOI device were taken and are shown in Fig. 2. The high-resolution TEM (HRTEM) image (Fig. 2c) illustrates the single-crystal structure of the InAs nanoribbons (~ 13 nm thick) with atomically abrupt interfaces with the SiO_2 and ZrO_2 layers. The TEM image of the InAs/ SiO_2 interface does not exhibit visible voids (Fig. 2c), although only a small fraction of the interface is examined by TEM. As described in more depth below, InAs nanoribbons were thermally oxidized before the top-gate stack deposition to drastically lower the interfacial trap densities. The thermally grown InAsO_x layer is clearly evident in the HRTEM image (Fig. 2c), with a thickness of ~ 1 nm.

Long-channel, back-gated FETs based on individual nanoribbons were fabricated in order to elucidate the intrinsic electron transport properties of InAs nanoribbons as a function of thickness. The process scheme involved the fabrication of XOI substrates with the desired InAs thickness, followed by the formation of source/drain (S/D) metal contacts by lithography and lift-off (~ 50 -nm-thick Ni). The p^+ Si support substrate was used as the global back-gate, with a 50-nm thermal SiO_2 layer as the gate dielectric. Nickel contacts were annealed at 225°C for 5 min in N_2 to enable the formation of low-resistance contacts to the conduction band of InAs (Supplementary Fig. 6)²². The transfer characteristics (at a drain-source voltage (V_{DS}) of 0.1 V) of the back-gated XOI FETs with a channel length $L \approx 5 \mu\text{m}$ and InAs thicknesses of 8–48 nm are shown in Fig. 3a. Two trends are clearly evident




Figure 2 | Cross-sectional TEM analysis of InAs XOI substrates. **a**, TEM image of an array of three InAs nanoribbons on a Si/ SiO_2 substrate. **b**, Magnified TEM image of an individual ~ 13 -nm-thick InAs nanoribbon on a Si/ SiO_2 (~ 50 nm thick) substrate. The nanoribbon is coated with a ZrO_2/Ni bilayer (~ 15 and ~ 50 nm, respectively), which acts as a top-gate stack for the subsequently fabricated FETs. **c**, HRTEM image showing the single-crystal structure of an InAs nanoribbon with abrupt atomic interfaces with ZrO_2 and SiO_2 layers on the top and bottom surfaces, respectively. An ~ 1 -nm-thick InAsO_x interfacial layer formed by thermal oxidation and used for surface passivation is clearly evident.

from the measurements. First, the ‘off’ current monotonically increases with increasing thickness, owing to the reduced electrostatic gate coupling of the back-gate. Second, the ‘on’ current increases with InAs thickness, owing to the thickness dependence of electron mobility, μ_n . As $L \approx 5 \mu\text{m}$, the devices are effectively operating in the diffusive regime, thereby enabling the direct extraction of the field-effect mobility ($\mu_{n,\text{FE}}$) by using the relation $\mu_{n,\text{FE}} = g_m(L^2/C_{\text{ox}}V_{\text{DS}})$, where $g_m = dI_{\text{DS}}/dV_{\text{GS}}|_{V_{\text{DS}}}$ is the transconductance, C_{ox} is the gate oxide capacitance, I_{DS} is drain-source current and V_{GS} is gate-source voltage (Supplementary Fig. 5). For this analysis, parasitic resistances were ignored because Ni forms near-ohmic metal contacts²². The gate oxide capacitance was estimated from the parallel plate capacitor model $C_{\text{ox}} = (\epsilon A)/d$, where $\epsilon = 3.9$ and $d = 50$ nm are the dielectric constant and thickness of SiO_2 , respectively. The effect of quantum capacitance, C_Q , was neglected owing to the relatively thick gate dielectrics used in this study (that is, $C_{\text{ox}} \ll C_Q$). Figure 3b shows the peak $\mu_{n,\text{FE}}$ as a function of InAs thickness, T_{InAs} . The mobility at first linearly increases with thickness for $T_{\text{InAs}} < \sim 18$ nm with a slope of $\sim 221 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1} \text{ nm}^{-1}$, beyond which it nearly saturates at $\mu_{n,\text{FE}} \approx 5,500 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$. The measured XOI field-effect mobility is close to the reported Hall mobilities for InGaAs ($\sim 10,000 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$)¹⁰ and InAs ($13,200 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$)²³ quantum well structures. It should be noted that the Hall mobility is typically higher than the field-effect mobility for any given material, as a number of device and surface state contributions to carrier transport are not accounted for in the Hall effect measurements.

To shed light on the observed mobility trend, the low-field phonon mobility, $\mu_{n,\text{phonon}}$, was calculated as $\mu_{n,\text{phonon}} = e/(m^*(1/\tau))$, where e is the electronic charge, and m^* is the effective mass (Supplementary Information). Average scattering rate $\langle 1/\tau \rangle$ is calculated from

$$\langle 1/\tau \rangle = \frac{\int \frac{1}{\tau(E)} \frac{\partial f_0}{\partial E} dE}{\int \frac{\partial f_0}{\partial E} dE}$$

where f_0 is the equilibrium Fermi–Dirac distribution function. $\tau(E)$ was calculated using Fermi’s golden rule, with the matrix elements of the scattering potentials evaluated in the basis of the nanoribbon eigenfunctions. Both acoustic and optical (including polar) phonon scattering events were considered²⁴. The plot of calculated $\mu_{n,\text{phonon}}$ versus T_{InAs} is shown in Fig. 3b. For small thicknesses, the mobility increases linearly with the thickness. This behaviour is attributed to the gradual transition of the channel from a two-dimensional to a three-dimensional system as the nanoribbon thickness is increased, with more transport modes (that is, sub-bands) contributing to the current flow. As the thickness increases to a value greater than the Bohr radius of bulk InAs (~ 34 nm), the electronic structure of the nanoribbons approaches the three-dimensional regime, resulting in a mobility saturation (for $T_{\text{InAs}} > \sim 35$ nm) to the well-known bulk value of InAs ($\sim 40,000 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$)²⁵. Whereas the thickness for the onset of saturation closely matches the experiments, there is a discrepancy of 5–10 times in the actual mobility values. This is expected, as the extracted data represent the field-effect mobility, consisting of phonon scattering along with other device contributions (including interface trap states, surface roughness scattering, and vertical-field-induced mobility degradation). Both surface roughness and vertical field (that is, gate field) induce additional carrier scattering events at the surface/interface, while the interface trap states cause the gate-channel coupling efficiency to deteriorate. These effects degrade the extracted g_m and thereby $\mu_{n,\text{FE}}$.

To simulate $\mu_{n,\text{FE}}$, a full device simulation was performed (Supplementary Information). Using an interface trap density, D_{it} , as the fitting parameter; we obtained $D_{\text{it}} = 6 \times 10^{12} \text{ states cm}^{-2} \text{ eV}^{-1}$. The simulated current–voltage (I – V) characteristics of XOI back-gated FETs are shown in Fig. 3a. Clearly, the simulated I – V curves match the experimental data closely for all InAs thicknesses, especially in the on-state. Next, peak $\mu_{n,\text{FE}}$ was extracted from the simulation and




Figure 3 | Back-gated, long-channel InAs XOI FETs. **a**, Experimental (solid lines) and simulated (dashed lines) I_{DS} - V_{GS} characteristics of back-gated (50-nm SiO_2 gate dielectric) XOI FETs at $V_{DS} = 0.1$ V with $L \approx 5$ μm for different InAs nanoribbon thicknesses (8, 13, 18, 48 nm). Each FET consists of a single

nanoribbon. **b**, Experimental and simulated peak field-effect electron mobilities ($\mu_{n,FE}$) of InAs nanoribbons as a function of nanoribbon thickness. The calculated phonon mobility ($\mu_{n,phonon}$) is also shown.

plotted as a function of T_{InAs} (Fig. 3b), once again closely matching the experimental $\mu_{n,FE}$. The close matching of the experimental and simulated results demonstrate the effectiveness of the XOI platform as a clean and predictable material system for exploring high-performance devices while highlighting the critical role of quantum confinement and surface contributions in the transport properties of InAs, even at relatively large thicknesses. It should be noted that since the ribbon width used in this work is 10–30 times larger than the thickness, there is minimal dependence of the device performance on nanoribbon width (Supplementary Fig. 13), so the structures can be effectively treated as thin films.

In order to explore the performance limits of InAs XOI devices, top-gated FETs with high-dielectric-constant (high- κ) gate insulators and $L \approx 0.5$ μm were fabricated. Briefly, Ni S/D contacts were lithographically patterned on InAs nanoribbons, followed by the atomic layer deposition of ~ 8 -nm-thick ZrO_2 ($\epsilon \approx 20$) as the gate dielectric. A local top-gate (Ni, 50 nm thick), underlapping the S/D electrodes by ~ 100 nm, was then lithographically patterned. Importantly, thermal oxidation of InAs was found to significantly improve the interfacial properties and FET characteristics (Supplementary Fig. 8). In this regard, before the S/D contact formation, the XOI substrates were first treated with 3% NH_4OH to remove the native oxide, followed by the thermal oxidation at 350 $^\circ\text{C}$ for 1 min to form an ~ 1 -nm-thick InAsO_x layer (as observed from TEM analysis; Fig. 2c).

Figure 4a shows a typical I_{DS} - V_{GS} characteristic of such a top-gated FET, which consists of an individual ~ 18 -nm-thick InAs nanoribbon with a width of ~ 320 nm. The XOI FET exhibits a respectable

on/off current ratio of 10^4 , a subthreshold swing of $SS = dV_{GS}/d(\log I_{DS}) \approx 150$ mV per decade (Fig. 4a), and a peak $g_m \approx 1.6$ $\text{mS } \mu\text{m}^{-1}$ at $V_{DS} = 0.5$ V (Supplementary Fig. 9). The lowest measured SS for our XOI FETs is ~ 107 mV per decade (Supplementary Fig. 10), as compared to InAs and InGaAs quantum-well FETs in the literature which have exhibited SS values of ~ 70 and 75 mV per decade, respectively^{10,23}. The devices reported here use a relatively thick gate dielectric, which could be scaled down in the future to further improve the gate electrostatic control and the SS characteristics. The single nanoribbon transistor output characteristic is shown in Fig. 4b, delivering an impressive ‘on’ current of 1.4 $\text{mA } \mu\text{m}^{-1}$ at an operating voltage $V_{DD} = V_{DS} = V_{GS} = 1$ V. To further analyse the performance, a full device simulation was carried out. A close match to the experimental data was obtained with fitting parameter $D_{it} = 10^{11}$ states $\text{cm}^{-2} \text{eV}^{-1}$ (Supplementary Fig. 7), which is a $\sim 60\times$ improvement over devices without any surface treatment (that is, with a native oxide layer). The fitted D_{it} values represent only estimates. Note that while capacitance-voltage (C - V) measurement is conventionally used for D_{it} extraction in Si devices, doing so is rather challenging and prone to a large uncertainty for narrow-bandgap semiconductors, such as InAs (ref. 26). In the future, the development of more accurate techniques for D_{it} measurement in InAs XOI devices is needed. The explored thermal oxidation process for surface passivation is counter-intuitive, as previous work has focused on the removal of surface oxides⁷. We speculate that unlike the native oxide layer, thermal oxidation results in the formation of a dense oxide with minimal dangling bonds. Similar to thermally grown SiO_2 , the thermal oxide of InAs provides an ideal

on/off current ratio of 10^4 , a subthreshold swing of $SS = dV_{GS}/d(\log I_{DS}) \approx 150$ mV per decade (Fig. 4a), and a peak $g_m \approx 1.6$ $\text{mS } \mu\text{m}^{-1}$ at $V_{DS} = 0.5$ V (Supplementary Fig. 9). The lowest measured SS for our XOI FETs is ~ 107 mV per decade (Supplementary Fig. 10), as compared to InAs and InGaAs quantum-well FETs in the literature which have exhibited SS values of ~ 70 and 75 mV per decade, respectively^{10,23}. The devices reported here use a relatively thick gate dielectric, which could be scaled down in the future to further improve the gate electrostatic control and the SS characteristics. The single nanoribbon transistor output characteristic is shown in Fig. 4b, delivering an impressive ‘on’ current of 1.4 $\text{mA } \mu\text{m}^{-1}$ at an operating voltage $V_{DD} = V_{DS} = V_{GS} = 1$ V. To further analyse the performance, a full device simulation was carried out. A close match to the experimental data was obtained with fitting parameter $D_{it} = 10^{11}$ states $\text{cm}^{-2} \text{eV}^{-1}$ (Supplementary Fig. 7), which is a $\sim 60\times$ improvement over devices without any surface treatment (that is, with a native oxide layer). The fitted D_{it} values represent only estimates. Note that while capacitance-voltage (C - V) measurement is conventionally used for D_{it} extraction in Si devices, doing so is rather challenging and prone to a large uncertainty for narrow-bandgap semiconductors, such as InAs (ref. 26). In the future, the development of more accurate techniques for D_{it} measurement in InAs XOI devices is needed. The explored thermal oxidation process for surface passivation is counter-intuitive, as previous work has focused on the removal of surface oxides⁷. We speculate that unlike the native oxide layer, thermal oxidation results in the formation of a dense oxide with minimal dangling bonds. Similar to thermally grown SiO_2 , the thermal oxide of InAs provides an ideal




Figure 4 | Top-gated InAs XOI FETs. **a**, Transfer characteristics of a top-gated InAs XOI FET, consisting of an individual nanoribbon (~ 18 nm thick) with $L \approx 0.5$ μm and an 8-nm-thick ZrO_2 gate dielectric. Inset, device schematic (top) and a representative SEM image (bottom) of a top-gated FET.

NR, nanoribbon. **b**, Output characteristics of the same device shown in **a**. nanoribbons were thermally oxidized at 350 $^\circ\text{C}$ for 1 min to form ~ 1 -nm-thick interfacial InAsO_x layer for surface passivation of InAs.

and simple surface passivation layer, addressing one of the important challenges in InAs devices.

We have demonstrated a new technology platform and device concept for the integration of ultrathin layers of III–V semiconductors directly on Si substrates, enabling excellent electronic device performance. Although in this work we have focused on InAs as the active channel material, other compound semiconductors could be explored in the future, using a similar scheme. Future research on the scalability of the process for 8-inch and 12-inch wafer processing is needed. We suggest that the direct bonding of Si/SiO₂ and III–V wafers, followed by the etch release of the sacrificial layer, might be used in the future to manufacture ultrathin XOI devices on the wafer-scale.

METHODS SUMMARY

Single-crystal InAs thin films (10–100 nm thick) were grown epitaxially on a 60-nm-thick Al_{0.2}Ga_{0.8}Sb layer on bulk GaSb substrates (Supplementary Fig. 1). Polymethylmethacrylate (PMMA) patterns with a pitch and line-width of ~840 nm and ~350 nm, respectively, were lithographically patterned on the surface of the source substrate. The InAs layer was then pattern etched into nanoribbons using a mixture of citric acid (1 g per ml of water) and hydrogen peroxide (30%) at 1:20 volume ratio, which was chosen for its high selectivity and low resulting InAs edge roughness²⁷. To release the InAs nanoribbons from the source substrate, the AlGaSb sacrificial layer was selectively etched by ammonium hydroxide (3% in water) solution for 110 min (ref. 28). Note that the selective etch rate of the AlGaSb layer was high enough not to affect the nanoscale structure of the InAs nanoribbons (Supplementary Fig. 2). Next, an elastomeric polydimethylsiloxane (PDMS) substrate (~2 mm thick) was used to detach the partially released InAs nanoribbons from the GaSb donor substrates and transfer them onto Si/SiO₂ (50 nm, thermally grown) receiver substrates by a stamping process (Supplementary Figs 3, 4)²⁹. Notably, in this process scheme, the initial epitaxial growth process is used to control the thickness of the transferred InAs nanoribbons, while the lithographically defined PMMA etch mask is used to tune the length and width.

Received 7 June; accepted 24 September 2010.

- Lundstrom, M. Moore's law forever? *Science* **299**, 210–211 (2003).
- Heyns, M. & Tsai, W. Ultimate scaling of CMOS logic devices with Ge and III–V materials. *Mater. Res. Soc. Bull.* **34**, 485–488 (2009).
- Theis, T. N. & Solomon, P. M. It's time to reinvent the transistor! *Science* **327**, 1600–1601 (2010).
- Chau, R., Doyle, B., Datta, S., Kavalieros, J. & Zhang, K. Integrated nanoelectronics for the future. *Nature Mater.* **6**, 810–812 (2007).
- Javey, A., Guo, J., Wang, W., Lundstrom, M. & Dai, H. Ballistic carbon nanotube transistors. *Nature* **424**, 654–657 (2003).
- Wong, P. H.-S. Beyond the conventional transistor. *Solid-State Electron.* **49**, 755–762 (2005).
- Wu, Y. Q., Xu, M., Wang, R. S., Koybasi, O. & Ye, P. Y. High performance deep-submicron inversion-mode InGaAs MOSFETs with maximum G_m exceeding 1.1 mS/μm: new HBr pretreatment and channel Engineering. *IEEE IEDM Tech. Digest* **2009**, 323–326 (2009).
- Bryllert, T., Wernersson, L. E., Froberg, L. E. & Samuelson, L. Vertical high-mobility wrap-gated InAs nanowire transistor. *IEEE Electron Device Lett.* **27**, 323–325 (2006).
- Liu, Y. *et al.* in *Fundamentals of III–V Semiconductor MOSFETs* (eds Oktyabrsky, S. & Ye, P.) 31–46 (Springer, 2010).
- Radosavljevic, M. *et al.* Advanced high-k gate dielectric for high-performance short-channel In_{0.7}Ga_{0.3}As quantum well field effect transistors on silicon substrate for low power logic applications. *IEEE IEDM Tech. Digest* **2009**, 319–322 (2009).
- Javorka, P. *et al.* AlGaIn/GaN HEMTs on (111) silicon substrates. *IEEE Electron Device Lett.* **23**, 4–6 (2002).
- Balakrishnan, G. *et al.* Room-temperature optically-pumped GaSb quantum well based VCSEL monolithically grown on Si (100) substrate. *Electron. Lett.* **42**, 350–351 (2006).
- Yonezu, H. Control of structural defects in group III–V–N alloys grown on Si. *Semicond. Sci. Technol.* **17**, 762–768 (2002).
- Celler, G. K. & Cristoloveanu, S. Frontiers of silicon-on-insulator. *J. Appl. Phys.* **93**, 4955–4978 (2003).
- Yablonovitch, E., Hwang, D. M., Gmitter, T. J., Florez, L. T. & Harbison, J. P. Van der Waals bonding of GaAs epitaxial liftoff films onto arbitrary substrates. *Appl. Phys. Lett.* **56**, 2419–2421 (1990).
- Kim, D.-H. *et al.* Ultrathin silicon circuits with strain-isolation layers and mesh layouts for high-performance electronics on fabric, vinyl, leather, and paper. *Adv. Mater.* **21**, 3703–3707 (2009).
- Melosh, N. *et al.* Ultrahigh density nanowire lattices and circuits. *Science* **300**, 112–115 (2003).
- Yokoyama, M. *et al.* III–V-semiconductor-on-insulator n-channel metal-insulator-semiconductor field-effect transistors with buried Al₂O₃ layers and sulfur passivation: Reduction in carrier scattering at the bottom interface. *Appl. Phys. Lett.* **96**, 142106 (2010).
- Yuan, H.-C. & Ma, Z. Microwave thin-film transistors using Si nanomembranes on flexible polymer substrate. *Appl. Phys. Lett.* **89**, 212105 (2006).
- Kim, D.-H. *et al.* Stretchable and foldable silicon integrated circuits. *Science* **320**, 507–511 (2008).
- Yoon, J. *et al.* GaAs photovoltaics and optoelectronics using releasable multilayer epitaxial assemblies. *Nature* **465**, 329–333 (2010).
- Chueh, Y.-L. *et al.* Formation and characterization of Ni₃InAs/InAs nanowire heterostructures by solid source reaction. *Nano Lett.* **8**, 4528–4533 (2008).
- Kim, D.-H. *et al.* Scalability of sub-100 nm InAs HEMTs on InP substrate for future logic applications. *IEEE Trans. Electron. Dev.* **57**, 1504–1511 (2010).
- Lundstrom, M. *Fundamentals of Carrier Transport* 54–118 (Cambridge Univ. Press, 2000).
- Mikhailova, M. P. in *Handbook Series of Semiconductor Parameters* Vol. 1, *Elementary Semiconductors and A3B5 Compounds Si, Ge, C, GaAs, GaP, GaSb, InAs, InP, InSb* (eds Levinshtein, M., Rumyantsev, S. & Shur, M.) 31–46 (World Scientific, 1996).
- Martens, K. *et al.* On the correct extraction of interface trap density of MOS devices with high-mobility semiconductor substrates. *IEEE Trans. Electron. Dev.* **55**, 547–556 (2008).
- DeSalvo, G. C., Kaspi, R. & Bozada, C. A. Citric acid etching of GaAs_{1-x}Sb_x, Al_{0.5}Ga_{0.5}Sb, and InAs for heterostructure device fabrication. *J. Electrochem. Soc.* **141**, 3526–3531 (1994).
- Yoh, K., Kiyomi, K., Nishida, A. & Inoue, M. Indium arsenide quantum wires fabricated by electron beam lithography and wet-chemical etching. *Jpn. J. Appl. Phys.* **31**, 4515–4519 (1992).
- Meitl, M. A. *et al.* Transfer printing by kinetic control of adhesion to an elastomeric stamp. *Nature Mater.* **5**, 33–38 (2006).

Supplementary Information is linked to the online version of the paper at www.nature.com/nature.

Acknowledgements This work was funded by the MARCO/MSD Focus Center, Intel Corporation and BSAC. The materials characterization part of this work was partially supported by an LDRD from Lawrence Berkeley National Laboratory. A.J. acknowledges a Sloan research fellowship, an NSF CAREER award, and support from the World Class University programme at Suncheon National University. R.K. and M.M. acknowledge respectively an NSF graduate fellowship and a postdoctoral fellowship from the Danish Research Council for Technology and Production Sciences. S.K. acknowledges support from AFOSR contract FA9550-10-1-0113. Y.-L.C. acknowledges support from the National Science Council, Taiwan, through grant no. NSC 98-2112-M-007-025-MY3.

Author Contributions H.K., K.T. and A.J. designed the experiments. H.K., K.T., S.C., H.F., E.P., H.S.K., M.M. and A.C.F. carried out the experiments. R.K. and P.W.L. performed device simulations. K.G. and S.S. performed mobility calculations. S.-Y.C. and Y.-L.C. performed TEM imaging. H.K., K.T., R.K., P.W.L., K.G., S.K., S.S. and A.J. contributed to analysing the data. H.K., K.T., R.K. and A.J. wrote the paper while all authors provided feedback.

Author Information Reprints and permissions information is available at www.nature.com/reprints. The authors declare no competing financial interests. Readers are welcome to comment on the online version of this article at www.nature.com/nature. Correspondence and requests for materials should be addressed to A.J. (ajavey@eecs.berkeley.edu).

Preparation of the GaSb/Al_{0.2}Ga_{0.8}Sb/InAs source wafers used for the epitaxial transfer process

The source layers were grown in a solid source VG-80 molecular beam epitaxy (MBE) reactor on n-type (Te-doped, $5 \times 10^{17} \text{ cm}^{-3}$) epi-ready GaSb (001) double-side polished substrates using As₂ and Sb₂ valved cracker sources. Indium and gallium growth rates were determined by monitoring the intensity oscillations in the reflected high-energy electron diffraction (RHEED) patterns and set to 0.35 ML/s for Ga, 0.30 ML/s for In and 0.43 ML/s for AlGaSb. Group-V fluxes were adjusted using a conventional ion gauge to satisfy a group V/III beam equivalent pressure (BEP) flux ratio equal to 3.6 for GaSb and 9 for InAs. Initially, the substrate was outgassed under a vacuum, and then the surface oxide was removed at high temperature (535 °C) under an Sb flux. The GaSb and Al_{0.2}Ga_{0.8}Sb layers of the structure were grown at 490 °C whereas the InAs layer was grown at 410 °C. Cross-sectional TEM images of an as-grown source sample is shown Figure S1.




Figure S1. TEM analysis of the source substrate. **a**, The cross-sectional TEM image of a GaSb/AlGaSb/InAs source substrate, showing the InAs thin film (15 nm thick) grown epitaxially on a ~60 nm thick Al_{0.2}Ga_{0.8}Sb layer on a bulk GaSb wafer. **b**, High-resolution TEM showing the single-crystalline structure of the InAs thin film on AlGaSb. The corresponding diffraction pattern is shown in the inset, indicating the [110] zone.

Selective wet etching of the AlGaSb sacrificial layer during the epitaxial transfer process

To release the InAs nanoribbons (NRs) from the source substrate after the etching of InAs film into NRs, the underlying $\text{Al}_{0.2}\text{Ga}_{0.8}\text{Sb}$ layer was selectively etched. Here, we used ammonium hydroxide (3%, in water) solution for the selective wet etching of the $\text{Al}_{0.2}\text{Ga}_{0.8}\text{Sb}$ layer. Figure S2 shows the SEM images of InAs NRs on the source substrate after different NH_4OH etching times (0, 10, 30, 50 mins), clearly demonstrating the highly selective etching of the AlGaSb sacrificial layer.




Figure S2. Selective wet etching of the AlGaSb sacrificial layer. a, Schematic illustration of the selective etching of AlGaSb. b-f, Scanning electron microscopy (SEM) images of InAs NRs on the source substrate after the wet etching of the AlGaSb layer for 0, 10, 30, 50 mins, respectively.

Details of the epitaxial layer transfer

Following the partial etch of the AlGaSb layer in ammonium hydroxide (3%, in water) solution for 110 min (for 350 nm wide NRs), an elastomeric polydimethylsiloxane (PDMS) substrate (~2 mm thick) was brought in contact with the source wafer. The PDMS stamp was used to detach the partially released InAs NRs from the source substrate followed by their transfer onto Si/SiO₂ (50 nm, thermally grown) receiver substrates. The step by step transfer process is as followed.

1. 10:1 ratio mixture of PDMS prepolymer and curing agent (Sylgard 184, Dow Corning Co., USA) was cured at 80 °C for 4-5 hrs.
2. The cured PDMS slab was cleaned by dipping into toluene for ~30 min and dried completely on top of a hot plate for ~2-3 hrs.
3. The cleaned PDMS slab (~2 mm thick) was pressed (10–200 N/cm², ~10 sec) on top of the partially released InAs NRs on the source substrate.
4. The PDMS slab was gently detached from the source substrate, resulting in the transfer of InAs NRs from the source wafer to the PDMS slab.
5. The PDMS slab with InAs NRs was dipped in 50:1 HF for 1 min to remove any residues of the sacrificial layer on the surface of InAs NRs.
6. InAs NRs were transferred by pressing (10–200 N/cm², ~10 sec) the PDMS slab on a Si/SiO₂ receiver substrate in ambient laboratory condition (*e.g.* room temperature and air environment). Before the transfer of InAs NRs, the receiver substrate was cleaned by acetone, IPA, and DI water.
7. The PDMS slab was gently removed from the Si/SiO₂ substrate, leaving behind the InAs NRs.

Figure S3 shows the SEM images of the source substrate before and after the transfer by a PDMS stamp. The results show that InAs NRs are cleanly cleaved from the source wafer.




Figure S3. a, SEM image of the source substrate after the partial release of InAs NRs (110 min, 3% NH_4OH etch) and before the transfer step. **b**, SEM image of the source substrate after the transfer process, showing pyramidal AlGaSb posts.

During the transfer process, residues from the AlGaSb sacrificial layer may remain on the back surface of InAs NRs. To remove any potential residues on the backside, the PDMS slab with InAs NRs was dipped in 50:1 HF for 1 min. From the AFM analysis (Fig. S4), InAs NRs exhibit clean surfaces after the HF treatment, which is critical for making a conformal contact during the subsequent transfer to the Si/SiO₂ substrate. To perform AFM analysis of the back side of InAs NRs, a two-step PDMS transfer process was used in which InAs NRs on a PDMS slab were first transferred to a second PDMS slab before getting transferred to a Si/SiO₂ substrate. This results in InAs XOI substrates with the original back surface (*i.e.*, on the source wafer) now being on the top. The effect of HF cleaning is clearly depicted in Fig. S4b.




Figure S4. Effect of HF treatment on the back-surface residues of InAs NRs. **a**, Double transfer procedure for the AFM analysis of the back surface of InAs NRs. **b**, AFM images of InAs NRs on a Si/SiO₂ substrate without (top) and with (bottom) the use of 50:1 HF treatment for 1 min. The HF treatment was performed while the NRs were on the PDMS slab (*i.e.*, the back surface was exposed), prior to their transfer to the Si/SiO₂ substrate.

Field-effect mobility of long-channel, back-gated XOI FETs based on individual InAs NRs

The transconductance ($g_m = dI_{DS}/dV_{GS}|_{V_{DS}}$) as a function of V_{GS} for back-gated InAs XOI FETs, consisting of individual NRs, was first obtained from the measured transfer characteristics at $V_{DS}=0.1\text{V}$. The field-effect electron mobility was then estimated from the relation $\mu_{n,FE} = (g_m)(L^2/C_{ox}V_{DS})$, where L is the channel length and C_{ox} is the gate oxide capacitance. Fig. S5 shows the extracted field-effect electron mobility as a function of V_{GS} for representative XOI FETs with InAs NR thickness of 8, 13, and 48 nm. The peak field-effect mobility increases with the thickness of InAs as depicted in Figure 3b of the main text. It is also evident from the $\mu_{n,FE} - V_{GS}$ plots that the field-effect mobility increases with the gate voltage at first and then decreases at high gate voltages due to the enhanced surface scattering of electrons at high electric fields, similar to the conventional MOSFETs.




Figure S5. Low-field, field-effect mobility of back-gated InAs XOI FETs as a function of V_{GS} for different InAs NR thickness (8, 13, 48 nm) at $V_{DS}=0.1\text{ V}$. The field-effect mobility is extracted from the measured $I_{DS}-V_{GS}$ curves at $V_{DS}=0.1\text{ V}$ (Fig. 3a).

Calculation of phonon mobility of InAs NRs

This section outlines the calculation of low-field mobility of InAs NRs by considering various phonon scattering mechanisms. As the NRs are not intentionally doped, we assume an electron concentration $n \sim 10^{15} \text{ cm}^{-3}$ arising due to unintentional doping. The density of states of NRs can be approximated by $m^*/\pi\hbar^2 T_{\text{InAs}}$, where T_{InAs} is the NR thickness. Since this density of states is much larger than n , it is reasonable to assume that the equilibrium Fermi energy E_F lies within the bandgap for all values of T_{InAs} . Hence, the peak mobility measured in experiments corresponds to the maximum transconductance g_m , which occurs when E_F coincides with the first conduction sub-band in the channel. We consider the contribution of acoustic and optical phonons along with polar optical phonons - the dominant source of scattering in polar semiconductors like InAs. The scattering rate due to acoustic and optical phonons is summed over longitudinal and transverse modes. The energy dependent scattering rate is averaged over the range of a few $k_B T$ around E_F .

$$\left\langle \frac{1}{\tau} \right\rangle = \frac{\int \frac{1}{\tau(E)} \frac{\mathcal{F}_0}{\mathcal{E}} dE}{\int \frac{\mathcal{F}_0}{\mathcal{E}} dE}$$

Here $\langle 1/\tau \rangle$ is the average scattering rate, $1/\tau(E)$ the total scattering rate of an electron with an energy E due to all scattering mechanisms and f_0 the equilibrium Fermi-Dirac distribution function. The low-field NR phonon mobility $\mu_{n,\text{phonon}}$ is then calculated as $\mu_{n,\text{phonon}} = e/m^* \langle 1/\tau \rangle$,

where e is the electronic charge and m^* is the effective mass. An 8×8 Kane's second order $k \cdot p$ Hamiltonian is used to model the quantum confinement effects like the change in the bandgap,

effective mass etc. in the dispersion relation of InAs NRs^{1,2}. Three approximations are used for the calculations. i) The parabolic band approximation was used for the estimation of the conduction band density of states. This is justified due to the fact that we are interested in the peak mobility that arises at the onset of threshold where the Fermi level is near the bottom edge of the conduction band. For both bulk and thin InAs NRs, the bottom of the conduction band along the direction of transport (100) is largely parabolic. ii) 3D (*i.e.*, bulk) phonon modes were used for all thicknesses³. iii) Finally, interband scattering was ignored for simplicity.

The rate for each of the scattering mechanisms is calculated using the Fermi's golden rule wherein the matrix elements of each of the scattering potentials are evaluated in the basis of eigenfunctions of the NR⁴.

The scattering rate due to acoustic phonons in a NR of width T_{InAs} is given by³:

$$\frac{1}{\tau_{ac}(E)} = \sum_{p=LA,TA1,TA2} \frac{3\pi D_A^2 k_B T}{2hC_p T_{\text{InAs}}} g_{2D}(E)$$

where

$$g_{2D}(E) = \frac{m^*}{\pi\hbar^2} \sum_n \Theta(E - E_n)$$

$$E_n = \frac{\hbar^2}{2m_{conf}^*} \left(\frac{n\pi}{T_{\text{InAs}}} \right)^2, \quad n = 1, 2, 3 \dots n_{\text{max}}$$

Here, $\frac{1}{\tau_{ac}(E)}$ is the acoustic phonon scattering rate, D_A is the electron intravalley acoustic deformation potential, C_p is the elastic constant corresponding to mode p , related to velocity of

sound in that mode $v_{s,p}$ by $v_{s,p} = \sqrt{\frac{c\rho}{\rho}}$, ρ being the density of InAs, $g_{2D}(E)$ the 2D density of states in the NR, $\Theta(\cdot)$ is the unit step function, m^* is the effective mass in the direction of confinement and $n_{\max} = \frac{T_{\text{InAs}}}{a_0}$, a_0 being the lattice constant of InAs. We used the reported values of D_A and $v_{s,p}$ from Ref. 4 and Ref. 5, respectively.

Similarly, the scattering rate due to optical phonons is given by³

$$\frac{1}{\tau_{op}(E)} = \sum_{p=LO,TO} \frac{3\pi D_0^2}{4\rho\omega_p W_{rib}} g_{2D}(E \pm \hbar\omega_p) (N_0 + \frac{1}{2} \mp \frac{1}{2})$$

where

$$N_0 = \frac{1}{\exp(\frac{\hbar\omega_p}{k_B T}) - 1}$$

Here, $1/\tau_{op}(E)$ is the scattering rate due to optical phonons, D_0 the electron optical deformation potential, ω_p the optical phonon frequency of mode p . The top sign corresponds to phonon absorption and bottom one to phonon emission. The values for ω_p and d_0 ($=D_0 a_0$) are obtained from Ref. 6 and Ref. 7, respectively.

The scattering rate due to polar optical phonons is given by³:

$$\frac{1}{\tau_{pop}(E)} = \frac{e^2 \omega_{LO} \left(\frac{\kappa_0}{\kappa_\infty} - 1 \right)}{2\pi \kappa_0 \epsilon_0 \hbar \sqrt{2E/m^*}} \left[N_0 \sinh^{-1} \left(\frac{E}{\hbar\omega_{LO}} \right)^{1/2} + (N_0 + 1) \sinh^{-1} \left(\frac{E}{\hbar\omega_{LO}} - 1 \right)^{1/2} \right]$$

where $1/\tau_{pop}(E)$ is the polar optical phonon scattering rate, ω_{LO} is the longitudinal optical phonon frequency, κ_0 and κ_∞ are the static and high frequency permittivities respectively. It must be noted that the polar optical phonon scattering rate, owing to the nature of the scattering potential, does not depend explicitly on T_{InAs} unlike the other two scattering mechanisms and the dependence comes through m^* .

The calculated mobility vs. thickness is shown in Fig. 3(b) by the solid black curve. For small thicknesses the mobility increases almost linearly with thickness. This is due to the fact that with increasing thickness more modes start to creep into the energy window that contributes to the current flow. As the thickness increases, the additional increase in the number of modes starts to saturate and beyond a threshold point, the mobility saturates to the well known bulk value of InAs⁸.

From the measured field-effect and calculated phonon mobilities as a function of T_{InAs} (Fig. 3b), the following observations can be made. First, the calculated value of $\mu_{n,phonon}$ for large values of T_{InAs} (i.e., ~50 nm) is close to the bulk Hall mobility of InAs reported in the literature⁸ thus ascertaining that all the dominant scattering mechanisms are considered. Second, the drop in the measured value of field-effect mobility with thickness miniaturization, which signals the onset of confinement effects, occurs for T_{InAs} =30-40 nm. This critical thickness which is consistent with the experimental result is close to the Bohr radius of bulk InAs (~34 nm). Notably, the thickness where the system transitions from 3D to 2D depends strongly on m^* . A quantitative agreement with experiments in this regard further validates the m^* values calculated from InAs NR dispersion relations. It should be noted that in all the calculations, NRs are effectively treated as thin films, since the widths are large enough (>~300 nm) not to cause

confinement effects along the width of the NRs. Only the thickness affects the electronic properties.

Device simulation of InAs XOI FETs

The two dimensional simulations were carried out by self consistently solving Poisson's Equation, the electron and hole drift diffusion equations using TCAD Sentaurus 2009. Both top-gated and back-gated device structures were simulated. The back-gated FET consisted of a p-Si substrate with $N_A=10^{21} \text{ cm}^{-3}$ used as the global gate with 50 nm of SiO_2 ($\epsilon=3.9$) gate dielectric. A 2 nm thick indium oxide layer ($\epsilon=3.4$) was assumed on the top and bottom surfaces. The channel length was assumed 5 μm , and the InAs thickness was varied from 5-50 nm. The InAs NR was assumed n-type with $N_D=4 \times 10^{16} \text{ cm}^{-3}$. This value was chosen to best match the experimental ON current for the devices. In addition, thin regions of heavily doped InAs were inserted between the contacts and the channel to minimize contact effects on the simulated data. Interface traps were placed at the InAs/Indium Oxide interfaces on both the top and bottom surfaces of NRs. The interface trap density was used as a fitting parameter with $D_{it} = 6 \times 10^{12} \text{ states eV}^{-1}\text{-cm}^{-2}$ was found to fit the experimental results the best for all NR thicknesses. The major contribution of D_{it} is reducing the efficiency of the gate-field in modulating the channel charge density. In addition, field-dependent mobility and velocity saturation models were both considered. The interface scattering was treated by using the vertical-field mobility degradation model of Sentaurus. This models the mobility degradation at the interface as a function of the vertical-field using calibrated parameters for conventional MOSFETs. A one-band effective-mass model was used which ignores the effect of quantum confinement on the density of states. In the future, a more accurate device simulation that incorporates the density of states as a function of quantization

and InAs thickness is needed. For each NR thickness, the calculated phonon mobility, confined bandgap, and confined effective mass were used as input parameters. Due to the weak gate coupling to the channel (arising from the back-gate geometry) and the high D_{it} , the current in the $V_{GS} = -0.5V$ to $0.5V$ region is not properly handled by Sentaurus. In order to provide for a smooth transition between the subthreshold and accumulation regimes, the simulated $I_{DS}-V_{GS}$ curves were fit to an error function, with the points mentioned above removed. This allowed for a more accurate fitting for the region between the subthreshold and ON-state regimes. The threshold voltage of each simulated curve was shifted to match that of the corresponding experimental device. After fitting, the field-effect mobility was deduced as a function of the gate voltage from the simulated $I-V$ characteristics by using the analytical expression described previously. The peak mobility was then extracted for each InAs thickness and plotted in Figure 3b. Note that the 5-10x reduction of the field-effect mobility as compared to the calculated phonon mobility is expected due to the various device contributions, including vertical-field induced carrier scattering and D_{it} . As a parallel, for lightly doped Si, the measured mobility for an effective field of $1MV/cm$ is $\sim 250\text{ cm}^2/V\text{-s}$, while, for the same doping, the sheet mobility is $\sim 1100\text{ cm}^2/V\text{-s}$ ^{9,10}. This behavior is similar to that observed in our InAs XOI FETs.

Similarly, the top-gated XOI FETs were simulated with 2 nm of indium oxide assumed on the two surfaces of InAs with a body doping concentration of $N_D=4\times 10^{16}\text{ cm}^{-3}$. The top gate stack was composed of 7 nm of ZrO_2 ($\epsilon=20$) and a metal gate electrode with a workfunction of 5eV. The source and drain contacts were assumed ohmic. To fit the subthreshold swing of the experimental devices, the trap density at the InAs/InAsO_x interfaces was chosen to be $D_{it}=10^{11}$ states $\text{eV}^{-1}\text{-cm}^{-2}$. Notably, this extracted D_{it} is $\sim 60\times$ lower than that of the back-gated FETs as the former consists of thermally grown InAsO_x passivation layer while the latter consists of a native oxide layer. To fit the linear region, the series resistance at the source and drain (R_s , R_d) were chosen to be 100 $\Omega\cdot\mu\text{m}$ (unit width normalized) as obtained from the length dependent transport studies (Fig. S6). The threshold voltage was shifted to match that of the corresponding experimental device. The simulation results are show in Figure S7, clearly depicting the close match between the experiment and simulation, further demonstrating the near ideal material and device system presented in this work with deterministic electrical properties. Note that this simulation is valid only for low to moderate gate overdrives where the Fermi level is near the conduction band edge. Within this regime, the parabolic band approximation used in this work is valid. In the future, a more accurate simulation of the XOI FETs with the proper band structure treatment and quantum confinement effects is needed.




Figure S6. Extraction of the parasitic contact resistance. ON-state resistance vs. channel length, L for single NR FETs (back-gated) with $T_{\text{InAs}} \sim 18$ nm and width ~ 350 nm. On-resistances are extracted from back-gated $I_{\text{DS}}-V_{\text{GS}}$ curves at $V_{\text{GS}}=10$ V and $V_{\text{DS}}=0.3$ V. The experimental data are shown as red dots and the dashed line is the best fit line. The extrapolated resistance at $L=0$ nm corresponds to the parasitic contact resistance. From the data, a parasitic resistance of ~ 600 Ω is obtained, corresponding to ~ 300 Ω for the S/D electrodes individually. The unit width normalized parasitic resistance for each contact electrode is ~ 100 $\Omega \cdot \mu\text{m}$.




Figure S7. Electrical characterization of top-gated InAs XOI FETs. **a**, Transfer and **b**, output characteristics of an InAs XOI FET (~ 18 nm thick) with $L \sim 0.5$ μm , showing a close fit between the experiment and simulation. Note that the device is the same as the one shown in Figure 4b-c of the main text.

Electrical properties of InAs XOI top-gated FETs as a function of surface/interface treatment




Figure S8. Transfer characteristics of three InAs XOI top-gated FETs with different surface treatment prior to the ALD of the ZrO_2 gate dielectric. (i) With a thermal oxidation of InAs at 350°C for 1 min (resulting in ~ 1 nm thermal $InAsO_x$) prior to the ALD (black marks), (ii) without any surface treatment (*i.e.*, consisting of ~ 1 nm native surface oxide layer) before ALD (red marks), and (iii) with NH_4OH immediately prior to the ALD to remove the surface oxide layer (blue marks). For the thermally oxidized sample, the native oxide was first removed by a treatment with 3% NH_4OH . The results clearly depict the drastic enhancement of the subthreshold characteristics due to the effective surface passivation role of the thermally grown $InAsO_x$ layer, resulting in enhanced electrostatic coupling of the gate electrode. The SS is 107, 290, and 230 mV/decade for devices (i)-(iii), respectively. The channel lengths are 2 μm , 5 μm , and 5 μm for devices (i)-(iii), respectively.

Experimental transconductance as a function of gate bias for a top-gated XOI FET




Figure S9. Transconductance, $g_m = dI_{DS}/dV_{GS}|_{V_{DS}}$ at $V_{DS}=0.5$ as a function of V_{GS} obtained from the $I_{DS}-V_{GS}$ data shown in Figure 4c. The dashed gray line represents the obtained transconductance after current differentiation while the red line is after 2nd order Savitsky-Golay smoothing.

The extrinsic transconductance, g_m , extracted from the measurement (Fig. S9) includes the effect of series resistance. The intrinsic transconductance, g_{mi} , can be extracted as $g_{mi} = g_m/(1-g_mR_S - g_dR_{SD})^{11}$, where R_S is the source series resistance, R_{SD} is the source and drain series resistance (i.e., $R_{SD}=R_S+R_D$), and $g_d (=dI_{DS}/dV_{DS})$ is the drain conductance. Using this analysis, the peak g_{mi} of the experimental device is ~ 2 mS/ μm , assuming $R_S=R_D=100 \Omega \cdot \mu\text{m}$ (Fig. S6) and $g_d \sim 0.23$ mS/ μm (at $V_{GS}=0.2$ V and $V_{DS}=0.5$ V; Fig. 4b).

To analyze the transconductance, it is beneficial to look at the basic equation for drain current in a MOSFET, $I_{DS} = v_{\text{drift}} \times n \times q$, where v_{drift} is the electron drift velocity, n is the electron density, and q is the charge of an electron. At low electric-fields, $v_{\text{drift}} = \mu_n \times E$, where E is the

electric field while at high fields, the velocity saturates at v_{sat} . The electron density, n can be approximated as $n=(C_{\text{ox}}/L)\times(V_{\text{GS}}-V_{\text{t}})$, where V_{t} is the threshold voltage and C_{ox} is total gate capacitance. For long channel lengths and low electric-fields, $g_{\text{mi}}=\mu_{\text{n}}C_{\text{ox}}(V_{\text{GS}}-V_{\text{t}})/L^2$ while $g_{\text{mi}}=v_{\text{sat}}(C_{\text{ox}}/L)$ in the high-field regime. Based on the velocity vs. field for bulk InAs from literature¹², our experimental devices, with $L\sim 0.5\mu\text{m}$ and $V_{\text{ds}}=0.5\text{ V}$, are operating closer to the high-field limit rather than the diffusive regime. Since C_{ox} is the total capacitance, it is a linear function of the channel length, L , making g_{mi} independent of L at high-fields. From the v_{drift} vs. electric-field curve¹² for bulk InAs, at a field of 10 kV/cm (corresponding to $V_{\text{DS}}=0.5\text{V}$ and $L=0.5\mu\text{m}$ used in the experiments), the drift velocity is $\sim 1.5 \times 10^7\text{ cm/s}$. For the presented device with $C_{\text{ox}}\sim 2\times 10^{-15}\text{ F}$ ($t_{\text{ox}}\sim 8\text{ nm ZrO}_2$, $L=0.5\mu\text{m}$ and width, $W=320\text{ nm}$), $g_{\text{mi}}\sim 0.61\text{ mS}$ is approximated by using the high-field analytical expression, corresponding to a unit-width normalized value of $\sim 2\text{ mS}/\mu\text{m}$. This calculated value is close to that of the experimentally extracted value. Note that this presents only a rough guideline since the bulk velocity vs. field curve was used in the calculation as that of an ultrathin InAs layer is not well established in the literature. When compared to InAs HEMTs in the literature, the transconductance of our FETs is comparable. The value of intrinsic transconductance for InAs quantum-well FETs (QWFETs) with 10 nm InAs thickness is reported to be $\sim 3\text{mS}/\mu\text{m}$ for $L=40 - 200\text{ nm}$, with minimal dependence on L for this explored range¹³. This is expected since for such short channel lengths, the devices are operating in the high-field regime where the intrinsic transconductance shows minimal length dependence as noted above.

At high gate fields (i.e., $V_{\text{GS}}>0.3\text{V}$), the transconductance rapidly drops. This can be attributed to a combination of various factors which effectively cause a current saturation at high gate-fields. These effects include (i) an increase in the electron effective mass and thereby a

reduction in the carrier velocity as the Fermi level is driven deep into the conduction band due to the band structure of InAs NRs, (ii) enhanced surface scattering of carriers at high vertical fields, similar to that of the conventional MOSFETs, and (iii) the inability of the metal source to supply enough charge due to the metal-semiconductor contacts as shown previously for thin-body, metal-contacted MOSFETs¹⁴. In the future, a more in-depth exploration of transport physics of carriers is required to better elucidate the observed field-dependent behavior.


InAs XOI FET with the lowest observed subthreshold swing

Figure S10. The I_{DS} - V_{GS} characteristics of a top-gated InAs XOI FET, consisting of an individual NR with ~ 18 nm thickness. The channel length is ~ 2 μm , gate dielectric (ZrO_2) thickness is ~ 6 nm deposited by ALD. The subthreshold swing, $SS \sim 107\text{mV/dec}$.

Hysteresis measurements of top-gated XOI FETs




Figure S11. Backward and forward sweep I_{DS} - V_{GS} curves for a top-gated XOI FET with ~ 7 μm gate-length and $V_{DS}=0.5$ V. The hysteresis magnitude is relatively small given that the XOI processing (i.e., NR transfer) steps were performed outside of a cleanroom environment.

InAs XOI device variation




Figure S12. Histogram plots of **a**, $I_{\text{ON}}/I_{\text{OFF}}$ ratio, **b**, field-effect mobility, and **c**, I_{ON} (normalized by the width of NRs) for InAs XOI FETs. The parameters of the back-gated ($T_{\text{SiO}_2} \sim 50 \text{ nm}$) devices were as follows: $T_{\text{InAs}} \sim 13 \text{ nm}$, $L_{\text{G}} \sim 3$ and $6 \mu\text{m}$, and $V_{\text{DS}} = 0.3 \text{ V}$.


InAs micro-ribbon FETs

Figure S13. A back-gated XOI FET based on a single 2.5 μm wide, 18nm thick InAs ribbon.

a, I_{DS} - V_{GS} curve, and **b**, field-effect mobility as a function of the gate-field. The characteristics are similar to the devices made from 350nm wide InAs NRs, providing evidence that the width of the ribbons does not play a role in the device performance, as long as they are wider than a few hundred nm (i.e., width \gg thickness) which is the case in this work.

References

1. Gershoni, D., Henry, C. H., Baraff, G. A. Calculating the optical properties of multidimensional heterostructures: application to modeling of quaternary quantum well lasers. *J. Quantum Electron.* **29**, 2433–2450 (1993).
2. Foreman, B. A. Elimination of spurious solutions from eight-band k. p theory. *Phys. Rev. B* **56**, R12748 (1997).
3. Mark Lundstrom. Carrier scattering. In *Fundamentals of Carrier Transport* (Cambridge, 2000).
4. Van de Walle, C. G. Band lineups and deformation potentials in the model-solid theory. *Phys. Rev. B* **39**, 1871–1883 (1989).
5. Adachi, S. Indium arsenide (InAs). *Handbook on Physical Properties of Semiconductors* (Kluwer Academic Publishers, 2004).
6. Groenen, J., Priester, C., Carles, R. Strain distribution and optical phonons in InP/InAs self-assembled quantum dots. *Phys. Rev. B* **60**, 16013–16017 (1999).
7. Pötz, W., Vogl, P. Theory of optical-phonon deformation potentials in tetrahedral semiconductors. *Phys. Rev. B* **24**, 2025 – 2037 (1981).
8. Mikhailova, M. P. Indium arsenide. *Handbook Series of Semiconductor Parameters, vol 1: Elementary Semiconductors and A3B5 Compounds Si, Ge C, GaAs, GaP, GaSb InAs, InP, InSb* (World Scientific, 1996).
9. Chau, R. et al., Advanced CMOS Transistors in the Nanotechnology Era for High-Performance, Low-Power Logic Applications, *ICSICT Tech. Dig.* 26-30 (2004).
10. Sze, S. M., Irvin, J. C. Resistivity, Mobility and Impurity Levels in GaAs, Ge, and Si at 300K. *Solid-State Electronics* **11**, 599–602 (1968).

-
11. Chou, S. Y., Antoniadis, D.A., Relationship Between Measured and Intrinsic Transconductances of FET's, *IEEE Trans. Electron Devices* **34**, 448 – 450 (1987).
 12. Brennan, K., Hess, K., High Field Transport in GaAs, InP and InAs, *Solid-State Electronics* **27**, 347-357, (1984).
 13. Kim, T.-W., Kim, D.-H., del Alamo, J. A., Logic characteristics of 40 nm thin-channel InAs HEMTs, *Indium Phosphide and Related Materials (IPRM)*, 2010.
 14. Guo, J., Lundstrom M. S., A computational study of thin-body, double-gate, Schottky barrier MOSFETs, *IEEE Trans. Electron Devices* **49**, 1897-1902 (2002).