Text Book

VLSI Digital Signal Processing Systems Design and Implementation

Keshab K. Parhi, Ph. D.

Department of Electrical and Computer


Engineering


University of Minnesota, MN 55455





Text Book (2/2)






Lan-Da Van

VLSI-DSP-0-3



Prof. Parhi's Education

- B. Tech. (Honors) degree from the Indian Institute of Technology, Kharagpur (India), in 1982.
- M.S.E.E. degree from the EE Department, University of Pennsylvania, Philadelphia, in 1984.
- Ph.D. degree from the EECS Department, University of California, Berkeley, in 1988.





Prof. Parhi's Brief Biography

* Keshab Parhi has been with the Department of Electrical & Computer Engineering at the University of Minnesota, Minneapolis, since 1988, where he was an Assistant Professor from Oct. 1988-June 1992, Associate Professor from July 1992-June 1995, and has been a Professor since July 1995. Since 2000, He has held the permanent title of "Distinguished McKnight University Professor" awarded by the Graduate School of the University. Since 1997, he has held the title of "Edgar F. Johnson Professor" awarded by the College of Science and Engineering. From July 2008 till August 2011, he served as the Director of Graduate Studies of the Electrical Engineering program. He has held short term positions in several industries such as IBM T.J. Watson Research Center (Yorktown Heights, NY), AT&T Bell Laboratories (Holmdel, NJ), NEC Corporation (Miyamae-Ku, Kawasaki, Japan), where he was a National Science Foundation Japan Fellow, Broadcom Corp., Irvine, CA, and Medtronic Corp., Minneapolis, MN. He has been a visiting Professor at Delft University (The Netherlands) and Lund University (Sweden).

His research addresses VLSI architecture design and implementation of signal processing, communications and biomedical systems, error control coders and cryptography architectures, high-speed transceivers, stochastic computing, secure computing, and molecular/DNA computing. He is also working on intelligent classification of biomedical signals and images, for applications such as seizure prediction and detection, schizophrenia classification, biomarkers for mental disorders, brain connectivity, and screening of fundus and optical coherence tomography (OCT) images for ophthalmic abnormalities. He has published over 550 papers, has authored the text book VLSI Digital Signal Processing Systems: Design and Implementation (Wiley, 1999), and is the co-editor (with Takao Nishitani) of the reference book "Digital Signal Processing for Multimedia Systems" (CRC Press, March 1999). He has coauthored the research monographs Pipelined Adaptive Digital Filters (with Naresh Shanbhag, 1994), Digit-Serial Computation (with Richard Hartley, 1995) and Pipelined Lattice and Wave Digital Recursive Filters (with Jin-Gyun Chung, 1996), all published by Springer.

Dr. Parhi is the recipient of numerous awards including the 2013 Distinguished Alumnus Award from IIT, Kharagpur, India, 2013 Graduate/Professional Teaching Award from the University of Minnesota, 2012 Charles A. Desoer Technical Achievement award from the IEEE Circuits and Systems Society, the 2004 F. E. Terman award from the American Society of Engineering Education, the 2003 IEEE Kiyo Tomiyasu Technical Field Award, the 2001 IEEE W. R. G. Baker prize paper award, and a Golden Jubilee medal from the IEEE Circuits and Systems Society in 2000. He has served on the editorial boards of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS —PART I and PART II, VLSI Systems, Signal Processing, Signal Processing Letters, and Signal Processing Magazine, and served as the Editor-in-Chief of the IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS —PART I (2004-2005 term), and currently serves on the Editorial Board of the Springer Journal of Signal Processing Systems (JSPS). He has served on technical program committees of IEEE Conferences such as ASAP, ICASSP, ISCAS, Computer Arithmetic Symp., Great Lakes Symp. on VLSI, workshop on VLSI Signal Processing, SiPS, Workshop on VLSI in Communications, and of ASP-DAC, IECS and IWISP conferences. He has served as technical program cochair of the 1995 IEEE VLSI Signal Processing workshop and the 1996 ASAP conference, and as the general chair of the 2002 IEEE Workshop on mal Processing Systems. He was a distinguished lecturer for the IEEE Circuits and Systems society during 1996-He served as an elected member of the Board of Governors of the IEEE Circuits and Systems society from Lan-Da Van 2005 to 2007. He is a Fellow of IEEE (1996).




Reference Book

- Peter Pirsch, Architectures for Digital Signal Processing. Chichester, John Wiley & Sons, 1998.
- Mahesh Mehendale and Sunil D. Sherlekar, VLSI Systhesis of DSP Kernels: Algorithms and Architectural Transformations. Boston, Kluwer Academic Publishers, 2001.

S. Y. Kung, VLSI Array Processor. Englewood Cliffs, NJ: Prentice-Hall, 1988.
SEARCH INSIDE!™

Handout.



Lan-Da Van VLSI-DSP-0-5

for Digital Signal


Processing


Peter Pirsch



Lecture Goal

- Introduce the various DSP-related algorithms and architectures for the VLSI-DSP system designs
- Graduate students for one semester






Lan-Da Van VLSI-DSP-0-6



Lecture Outline

- Lecture 1 Introduction to Digital Signal Processing Systems
- Lecture 2 Iteration Round
- Lecture 3 Pipelining and Parallel Processing
- Lecture 4 Retiming
- Lecture 5 Unfolding
- Lecture 6 Folding
- Lecture 7 Algorithmic Strength Reduction in Filters and Transforms
- Lecture 8 Pipelined and Parallel Recursive and Adaptive Filters
- Lecture 9 Low-Power Design
- Lecture 10 Programmable Digital Signal Processors
- Lecture 11 Introduction to 3D Graphics Processing Flow
- Lecture 12 Introduction to GPU Hardware
- Lecture 13 Geometry Subsystem Design



Lan-Da Van VLSI-DSP-0-7



授課方式 & 評分標準


- ◆ 教授授課
- ◆ 評分標準
 - 期中報告: 30%
 - 期末計畫:50% (請選擇一個比賽參加)
 - 作業: 20%
 - 出席: 0.25N% (表示全學期點名共N次 每次點名均出版加 0.25N分, 一次曠課加0.25(N)分, 兩次曠課加0.25(N-2)分, … 點名施主均沒有出席則不加減
 - 總和: (100+0.25N)%
- Material Web-Site:
 - http://viplab.cs.nctu.edu.tw/course/VLSI-DSP2015_Fall.htm
- Teaching Assistant:

邱敬捷 (e-mail: ccchiu(at)viplab.cs.nctu.edu.tw 分機: 59283)



期中報告


- ◈研讀期刊論文並報告
- ◆研讀課本章節並報告
- ◆ 其它方式 (須與老師討論過)





期末計畫

- Team Work
- ◆ 演算法或架構的改良或論文創作。
- ◆創意發揮使用IoT平臺,並參與比賽。






VLSI Signal Processing System Design Spectrum (1/2)

- Computer arithmetic
 - Adder
 - Multiplier
 - Inverse square root
 - Division
- Digital filter
 - Multidimensional filter
 - Symmetry filter
- Adaptive digital filter
 - LMS/DLMS (Delay LMS) based
 - RLS based
- Transform
 - Multiplier-accumulator based
 - Recursive-filter based
 - ROM-based: DA, CORDIC
 - Butterfly based

- Processor
 - General purposed processor
 - DSP processor
 - Reconfigurable computing processor
- 3D Graphics
 - Geometry transformation
 - Rasterization/Rendering
 - Z-buffer compression
 - Texture compression
- Ear-Aid System
 - Adaptive algorithm
 - Filter bank
- System Security






VLSI Signal Processing System Design Spectrum (2/2)

- MIMO Detection
 - Grouped Detection
 - VBLAST
 - K-Best
- Biomedical Computation
 - ICA
 - PCA
 - HRV
- ADC
 - SAR ADC
 - Pipeline ADC
 - Sigma-Delta
- PLL




- Pattern Recognition
- Median Filter
- Image Reconstruction
- Image Projection
- Video Processing
 - Compression
 - Block Matching
 - Deblocking filter
- Non-numerical operation
 - Error control coding
 - Viterbi Decoder
 - Turbo Code
 - Polynomial computation
 - Dynamic programmable





Homework


- Homework is not "Teamwork"!!
- You can discuss with each other but not "COPY"!!
- Don't miss hard deadline for each homework!!





My Lab: VLSI Information Processing (VIP) Research Lab

♦ His research interests are in VLSI algorithms, architectures, and chips for digital signal processing (DSP) and biomedical signal processing. This includes the design of low-power/high-performance/cost-effective 3-D graphics processing system, adaptive/learning systems, computer arithmetic, multidimensional filters, transforms and IoT applications. He has published more than 50 journal and conference papers in these areas.





VIP Research Lab (2014)



Intel Taiwan 英特爾台灣電子報

英特爾全國大專院校 智慧系統設計 學生創意 應用無限



給合現代智慧型手機與 RFID、車門遙控開關,南南科技大 學車轉與機電產業程止拼學生林肯存、楊宗明及陳伯翙設 計工報智慧的盜系統,也就是「手機即汽車搖控器」, 讓汽車的該距便利。

南開科技大學車輛與機電產業值士班林育存、總宗明及陳 柏翔以 Intel Galileo 架構所開發的汽車智慧的盜系統, 透 過手機 APP 等核體作為控制面, 再利用 RFID、單門通控 閉腦為基礎架構,設計出便利的於盜系統,除了擴有最先 進的定位功能外,還能與在汽車砂藥之後, 切斷供油、截

斷起動電路設計,讓竊賊無法開動汽車,也無法偵測拷貝。這套智慧防盜在 2014 英特爾全國大專院校智慧系統設計學生閱賽中,以創新的設計及實用性,拿下季車。

獲得公車的「環繞各效電子應診器」與聽是由一群遠在的 蓋科技大學電機工程系就讀的部家館、黃聖婷、林芝以開 勢完成。透過指導教授機別逃旋的全力輔導,這件可將單聲 如他の各信號提由橫向灣波級分割輸出,對雙耳產生一個 模與工體者效,使得聽診卷脚更容易因分中同的心告。 時將原始心告及分離後的左右心告以波形顯示,得到許審 的声談與消定。尤其學生團隊能夠運用高階 FPGA 板卡。 設計出鄉國分別於 40mS 關陽之的服务。並那心跟籍以 形顯示,以自視輔即聽診和使擊結者更容易診斷心血管相 關病情外,也因然與異庸心就替及其波形,便於共同 分析診斷或數學。






受燃在 Intel 亞州國副所高維普 — 起與其他來自然特體實驗 查共同展示多項投資制辦的冠軍作品,是由國立交通大學 范德達敦即所指導的關稅還且工程學系學生規範安、謝永 緩和享養期間發的 智能計算機所接。 還頭以 Intel Galileo 兩十台的作品,對對傳熱整體使行系統的決策對影似當了改 段。 远德德明的原實和設計,經讀電梯分的宗常能夠可解 電梯的即時使用情況,使電梯內的宗常形用面觀明到 可獨在非自己地的權權學原。並且讓各權權可使用者能夠 得到合理的實施分配,可以直達權特德所不無的 得到合理的實施分配,可以直達權特機運行系統的概義重於

况顧示給等待乘客知道,相信這套系統能在未來對於大量使用的電梯作更有效的利用和節省可觀的電力資源









Lan-Da Va



VIP Research Lab (2014)






Lan-Da Van



VIP Research Lab (2009)







VIP Research Lab (2007)



