# IFIP Advances in Information and Communication Technology

**500** 

#### Editor-in-Chief

Kai Rannenberg, Goethe University Frankfurt, Germany

#### Editorial Board Members

TC 1 – Foundations of Computer Science Jacques Sakarovitch, Télécom ParisTech, France

TC 2 – Software: Theory and Practice

Michael Goedicke, University of Duisburg-Essen, Germany

TC 3 - Education

Arthur Tatnall, Victoria University, Melbourne, Australia

TC 5 – Information Technology Applications Erich J. Neuhold, University of Vienna, Austria

TC 6 – Communication Systems

Aiko Pras, University of Twente, Enschede, The Netherlands

TC 7 - System Modeling and Optimization

Fredi Tröltzsch, TU Berlin, Germany

TC 8 - Information Systems

Jan Pries-Heje, Roskilde University, Denmark

TC 9 - ICT and Society

David Kreps, University of Salford, Greater Manchester, UK

TC 10 – Computer Systems Technology

Ricardo Reis, Federal University of Rio Grande do Sul, Porto Alegre, Brazil

TC 11 – Security and Privacy Protection in Information Processing Systems Steven Furnell, Plymouth University, UK

TC 12 - Artificial Intelligence

Ulrich Furbach, University of Koblenz-Landau, Germany

TC 13 – Human-Computer Interaction

Marco Winckler, University of Nice Sophia Antipolis, France

TC 14 – Entertainment Computing

Rainer Malaka, University of Bremen, Germany

# IFIP - The International Federation for Information Processing

IFIP was founded in 1960 under the auspices of UNESCO, following the first World Computer Congress held in Paris the previous year. A federation for societies working in information processing, IFIP's aim is two-fold: to support information processing in the countries of its members and to encourage technology transfer to developing nations. As its mission statement clearly states:

IFIP is the global non-profit federation of societies of ICT professionals that aims at achieving a worldwide professional and socially responsible development and application of information and communication technologies.

IFIP is a non-profit-making organization, run almost solely by 2500 volunteers. It operates through a number of technical committees and working groups, which organize events and publications. IFIP's events range from large international open conferences to working conferences and local seminars.

The flagship event is the IFIP World Computer Congress, at which both invited and contributed papers are presented. Contributed papers are rigorously refereed and the rejection rate is high.

As with the Congress, participation in the open conferences is open to all and papers may be invited or submitted. Again, submitted papers are stringently refereed.

The working conferences are structured differently. They are usually run by a working group and attendance is generally smaller and occasionally by invitation only. Their purpose is to create an atmosphere conducive to innovation and development. Refereeing is also rigorous and papers are subjected to extensive group discussion.

Publications arising from IFIP events vary. The papers presented at the IFIP World Computer Congress and at open conferences are published as conference proceedings, while the results of the working conferences are often published as collections of selected and edited papers.

IFIP distinguishes three types of institutional membership: Country Representative Members, Members at Large, and Associate Members. The type of organization that can apply for membership is a wide variety and includes national or international societies of individual computer scientists/ICT professionals, associations or federations of such societies, government institutions/government related organizations, national or international research institutes or consortia, universities, academies of sciences, companies, national or international associations or federations of companies.

More information about this series at http://www.springer.com/series/6102

Michail Maniatakos · Ibrahim (Abe) M. Elfadel · Matteo Sonza Reorda · H. Fatih Ugurdag · José Monteiro · Ricardo Reis (Eds.)

# VLSI-SoC: Opportunities and Challenges Beyond the Internet of Things

25th IFIP WG 10.5/IEEE International Conference on Very Large Scale Integration, VLSI-SoC 2017 Abu Dhabi, United Arab Emirates, October 23–25, 2017 Revised and Extended Selected Papers



Editors
Michail Maniatakos

New York University Abu Dhabi
Abu Dhabi, United Arab Emirates

Matteo Sonza Reorda

Politecnico di Torino

Turin, Italy

José Monteiro D INESC-ID Lisbon, Portugal Ibrahim (Abe) M. Elfadel (D)
Khalifa University
Abu Dhabi, United Arab Emirates

H. Fatih Ugurdag D Ozyegin University Istanbul, Turkey

Ricardo Reis (1)
Federal University of Rio Grande do Sul Porto Alegre, Brazil

ISSN 1868-4238 ISSN 1868-422X (electronic)
IFIP Advances in Information and Communication Technology
ISBN 978-3-030-15662-6 ISBN 978-3-030-15663-3 (eBook)
https://doi.org/10.1007/978-3-030-15663-3

© IFIP International Federation for Information Processing 2019

The chapter "VLSI-SoC: An Enduring Tradition" is Open Access. This chapter is licensed under the terms of the Creative Commons Attribution 4.0 International License (http://creativecommons.org/licenses/by/4.0/). For further details see license information in the chapter.

This work is subject to copyright. All rights are reserved by the Publisher, whether the whole or part of the material is concerned, specifically the rights of translation, reprinting, reuse of illustrations, recitation, broadcasting, reproduction on microfilms or in any other physical way, and transmission or information storage and retrieval, electronic adaptation, computer software, or by similar or dissimilar methodology now known or hereafter developed.

The use of general descriptive names, registered names, trademarks, service marks, etc. in this publication does not imply, even in the absence of a specific statement, that such names are exempt from the relevant protective laws and regulations and therefore free for general use.

The publisher, the authors and the editors are safe to assume that the advice and information in this book are believed to be true and accurate at the date of publication. Neither the publisher nor the authors or the editors give a warranty, expressed or implied, with respect to the material contained herein or for any errors or omissions that may have been made. The publisher remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

This Springer imprint is published by the registered company Springer Nature Switzerland AG The registered company address is: Gewerbestrasse 11, 6330 Cham, Switzerland

# **Preface**

This book contains extended and revised versions of the highest quality papers that were presented during the 25th edition of the IFIP/IEEE WG10.5 International Conference on Very Large Scale Integration (VLSI-SoC), a global System-on-Chip Design and CAD conference. The 25th edition (Silver Jubilee Edition) of the conference was held in the period of October 23–25, 2017, at the Yas Viceroy Hotel, Yas Island, Abu Dhabi, United Arab Emirates. Previous conferences have taken place in Edinburgh, Scotland (1981); Trondheim, Norway (1983); Tokyo, Japan (1985); Vancouver, Canada (1987); Munich, Germany (1989); Edinburgh, Scotland (1991); Grenoble, France (1993); Chiba, Japan (1995); Gramado, Brazil (1997); Lisbon, Portugal (1999); Montpellier, France (2001); Darmstadt, Germany (2003); Perth, Australia (2005); Nice, France (2006); Atlanta, GA, USA (2007); Rhodes Island, Greece (2008); Florianopolis, Brazil (2009); Madrid, Spain (2010); Kowloon, Hong Kong (2011), Santa Cruz, CA, USA (2012); Istanbul, Turkey (2013); Playa del Carmen, Mexico (2014); Daejeon, South Korea (2015); and Tallin, Estonia (2016).

The purpose of this conference, which was sponsored by IFIP TC 10 Working Group 10.5, the IEEE Council on Electronic Design Automation (CEDA), and the IEEE Circuits and Systems Society, with the In-Cooperation of ACM SIGDA, is to provide a forum for the presentation and discussion of the latest academic and industrial results and developments as well as the future trends in the field of system-on-chip (SoC) design, considering the challenges of nano-scale, state-of-the-art, and emerging manufacturing technologies. The down-scaling of feature sizes of modern semiconductor technologies imposes numerous new challenges on the physical and system-level design of SoCs. In particular, growing reliability challenges demand new concepts in fault-tolerant SoC design and testing. In the post-IoT era, these challenges are complicated by more pressure to reduce cost so as to achieve edge-node ubiquity and further reduce power to extend edge-node lifetime. The chapters by Copetti et al., Garwal and Kapoor, and Thiele et al. relate to the post-IoT reliability concerns, while the chapters by Kimiyoshi et al., Nautival et al., and Rizzo et al. address low-power concerns. Other pressures include tighter integration of analog, communication, and signal processing functions within edge nodes. They are addressed in the chapters by Saadeh and Bin Altaf, Muzaffar and Elfadel, and Aldgheri and Bombieri. Finally, system-level thermal management and security concerns are taken up in the chapters by Cesairini et al. and Wamser and Sigl. The chapters of this new book in the VLSI-SoC series continue its tradition of providing an internationally acknowledged platform for scientific contributions and industrial progress on this field.

For the VLSI-SoC 2017 conference, 33 papers out of 112 submissions were selected for presentation, and out of these 33 full papers presented at the conference, 11 papers were chosen by a special selection committee to have an extended and revised version included in this book. The selection process of these papers considered the evaluation

scores during the review process as well as the review forms provided by members of the Technical Program Committee and session chairs as a result of the presentations.

The chapters of this book have authors from Brazil, China, Germany, India, Italy, Japan, Pakistan, Switzerland, United Arab Emirates and USA. The Technical Program Committee for the regular tracks comprised 107 members from 25 countries.

This book also includes a special chapter that presents the history of the VLSI-SoC series of conferences and its relation with VLSI-SoC evolution since the early 1980s up to the present.

VLSI-SoC 2017 was the culmination of the work of many dedicated volunteers: authors, reviewers, session chairs, invited speakers, and various committee chairs. We thank them all for their contributions.

This book is intended for the VLSI community at large, and in particular the many colleagues who did not have the chance to attend the conference. We hope you enjoy reading this book and that you will find it useful in your professional life and for the development of the VLSI community as a whole.

October 2018

Michail Maniatakos Ibrahim (Abe) M. Elfadel Matteo Sonza Reorda H. Fatih Ugurdag José Monteiro Ricardo Reis

# **Organization**

The IFIP/IEEE International Conference on Very Large Scale Integration System-on-Chip (VLSI-SoC) 2017 took place during October 23–25, 2017, at the Yas Viceroy, Yas Island, Abu Dhabi, United Arab Emirates. VLSI-SoC 2017 was the 25th in a series of international conferences, sponsored by IFIP TC 10 Working Group 10.5 (VLSI), IEEE CEDA and ACM SIGDA.

#### **General Chairs**

Ibrahim (Abe) M. Elfadel Khalifa University, UAE H. Fatih Ugurdag Ozyegin University, Turkey

# **Technical Program Chairs**

Mihalis Maniatakos NYU Abu Dhabi, UAE Matteo Sonza-Reorda Politecnico di Torino, Italy

# **Special Sessions Chairs**

Mehdi Tahoori Karlsruhe Institute of Technology, Germany

Youngsoo Shin Korea Advanced Institute of Science and Technology,

South Korea

#### **PhD Forum Chairs**

Soha Hassoun Tufts University, USA Leila Ismail UAE University, UAE

# Finance/Local Arrangements Chair

Ibrahim (Abe) M. Elfadel Khalifa University, UAE

#### Academia Liaison

Mohammed Ismail Wayne State University, USA

# **Industry Liaisons**

Rafic Makki Mubadala, UAE Yervant Zorian Synopsys, USA

#### Government Liaison

Hazem Al Assaly Abu Dhabi Education Council, UAE

#### **International Liaisons**

Hazem ElTahawy Mentor Graphics, Egypt
Anton Klotz Cadence, Germany
Vazgen Melikyan Synopsys, Armenia

# **Publicity Chairs**

Ricardo Reis UFRGS, Brazil

Masahiro Fujita Tokyo University, Japan

# **VLSI-SoC Steering Committee**

Manfred Glesner TU Darmstadt, Germany

Salvador Mir TIMA, France

Michel Robert University of Montpellier, France Chi-Ying Tsui HKUST, Hong Kong, SAR China

Matthew Guthaus UC Santa Cruz, USA Ricardo Reis UFRGS, Brazil Luis Miguel Silveira INESC ID, Portugal

Fatih Ugurdag Ozyegin University, Turkey

#### **Publication Chairs**

Jerald Yoo National University of Singapore, Singapore

José Monteiro INESC, Portugal

# **Registration Chair**

Mihai Sanduleanu Khalifa University, UAE

Web Chair

Andreas Henschel Khalifa University, UAE

# **Technical Program Committee**

Analog, Mixed-Signal, and Sensor Architectures

#### Chairs

Jerzy Dabrowski Linköping University, Sweden

Mihai Sanduleanu Masdar Institute, UAE

#### Members

Kenichi Okada Tokyo Institute of Technology, Japan

Jacob Wikner Linköping University, Sweden

Rashad Ramzan National University of Computer and Emerging

Sciences-FAST-NU, Pakistan

Pawel Sniatala Poznan University of Technology, Poland

Robert Szczygiel AGH University of Science and Technology, Poland Witold Machowski AGH University of Science and Technology, Poland

Saul Rodriguez Royal Institute of Technology KTH, Sweden Tomas Golonek Silesian University of Technology, Poland

# Digital Architectures: NoC, Multi-core, and Reconfigurable

#### **Chairs**

Michael Hübner Ruhr-Universität Bochum, Germany

Haris Javaid Google, USA

#### Members

Jiang Xu Hong Kong University of Science and Technology,

SAR China

Farhad Medipour Kyushu University, Japan

Catalin Bogdan Ciobanu University of Amsterdam, The Netherlands

Rehan Hafiz SEECS – NUST, Pakistan Syed Waqar Nabi University of Glasgow, Scotland

Diana Goehringer TU Dresden, Germany

João Cardoso FEUP/Universidade do Porto, Portugal

# CAD, Synthesis and Analysis

#### Chairs

Matthew Guthaus University of California Santa Cruz, USA

Ricardo Reis UFRGS, Brazil

#### Members

Masahiro Fujita University of Tokyo, Japan Takashi Kambe Kinki University, Japan

Bei Yu Chinese University of Hong Kong, SAR China

Tiziano Villa University of Verona, Italy

Srinivas Katkoori University of South Florida, USA

Gustavo Wilke Synopsys, USA Renato Hentschke Intel, USA

# Prototyping, Verification, Modeling and Simulation

#### Chairs

Graziano Pravadelli University of Verona, Italy

Sameh Asaad IBM, USA

#### Members

Anupam Chattopadhyay Nanyang Technological University, Singapore

Nicola Bombieri University of Verona, Italy

Philip Kindt Technical University of Munich, Germany

Thomas Roewer IBM, USA Geert Janssen IBM, USA

Daniel Grosse University of Bremen and DFKI, Germany

Laurence Pierre Université de Grenoble, France

# Circuits and Systems for Signal Processing and Communications

#### Chairs

Tobias Noll RWTH Aachen, Germany Luc Claesen Hasselt University, Belgium

#### Members

Dajiang Zhou Waseda University, Japan Hm Bae KAIST, South Korea

Per Larsson-Edefors Chalmers University of Technology, Sweden

Oscar Gustafsson Linköping University, Sweden

Chris Papachristou Case Western Reserve University, USA

Peng Liu Zhejiang University, China Christoph Studer Cornell University, USA

Nam Pham Ngoc Hanoi University of Science and Technology, Vietnam

Chun-Jen Tsai National Chiao Tung University, Taiwan

# Embedded Systems: Architectures, Design and Software

#### Chairs

Zebo Peng Linköping University, Sweden Vijaykrishnan Narayanan Pennsylvania State University, USA

#### Members

Lars Bauer Karlsruhe Institute of Technology - KIT, Germany

Ing-Chao Lin

National Cheng Kung University, Taiwan

Zili Shao

Hong Kong Polytechnic University, SAR China

Yu Wang Tsinghua University, China Paul Pop Technical University of Denmark Jason Xue City University of Hong Kong, SAR China

Theocharis Theocharidis University of Cyprus, Cyprus

Soheil Samii General Motors, USA

# Low-Power and Thermal-Aware IC Design

#### **Chairs**

Sherief Reda Brown University, USA Alberto Macii Politecnico di Torino, Italy

#### **Members**

Nadine Azemard LIRMM/CNRS, France Mirko Loghi Università di Udine, Italy

Marina Zapater Universidad Politécnica de Madrid, Spain Martha Johanna Sepulveda Muhammad Shafique University of Munich, Germany Vienna University of Technology, Austria

Francesco Paterna Intel, USA

Toufik Sadi University of Glasgow, Scotland Andrea Bartolini University of Bologna, Italy

# **Emerging Semiconductor Technologies**

#### Chairs

Andrea Calimera Politecnino di Torino, Italy Aida Todri-Sanial CNRS-LIRMM, France

#### Members

Jingtong Hu Oklahoma State University, USA Wujie Wen Florida International University, USA

Elena Ioana Vatajelu Politecnico di Torino, Italy

Weisheng Zhao Spintronics Interdisciplinary Center, Beihang

University, China

Danghui Wang NorthWestern Polytechnical University, China

Jean-Michel Portal Ecole Polytech' Marseille, France

Serge Bernard CNRS-LIRMM, France Valerio Tenace Politecnico di Torino, Italy

Jean-Michel Portal IM2NP, France

# Variability, Reliability and Test

#### Chairs

Bernd Becker University of Freiburg, Germany

Erik Larsson Lund University, Sweden

#### Members

Tony Kim Nanyang Technological University, Singapore

Stephan Eggersglüß University of Bremen, Germany Stefano Dicarlo Politecnico di Torino, Italy

Emil Gizdarski SYNOPSYS, USA

Maksim Jenihhin Tallin University of Technology, Estonia

Satoshi Ohtake Oita University, Japan

# **Hardware Security**

#### Chairs

Jeyavijayan Rajendran University of Texas at Dallas, USA

Georg Sigl Technical University of Munich, Germany

#### Members

Debdeep Mukhopadhyay IIT Kharagpur, India Lilian Bossuet University of Lyon, France

Thomas Eisenbarth Worcester Polytechnic Institute, USA
Lejla Batina Radboud University, The Netherlands
Valdimir Rozic Katholieke Universiteit Leuven, Belgium
Salvador Manich Universitat Politecnica de Catalunya, Spain

Tim Guneysu University of Bremen, Germany

Patrick Schaumont Virginia Tech, USA

Ilia Polian University of Passau, Germany Jens-Peter Kaps George Mason University, USA

Stefan Mangard TU Graz, Austria

Chip Hong Chang Nanyang Technological University, Singapore

# Contents

Level-Shifter-Less Approach for Multi-V <sub>DD</sub> SoC Design to Employ Body Bias Control in FD-SOI	1
Kimiyoshi Usami, Shunsuke Kogure, Yusuke Yoshida, Ryo Magasaki, and Hideharu Amano	1
Evaluating the Impact of Resistive Defects on FinFET-Based SRAMs  Thiago S. Copetti, Guilherme C. Medeiros, Letícia M. B. Poehls, and Tiago R. Balen	22
Lifetime Enhancement of Non-Volatile Caches by Exploiting Dynamic Associativity Management Techniques	46
A Wearable Neuro-Degenerative Diseases Classification System Using Human Gait Dynamics	72
Self-timed Power-on Reset Circuit for Pseudo Dual/Two Port SRAM Used in Low-Voltage IoT Applications	92
Pulsed Decimal Encoding for IoT Single-Channel Dynamic Signaling Shahzad Muzaffar and Ibrahim (Abe) M. Elfadel	112
Electromigration Analysis of VLSI Circuits Using the Finite Element Method	133
On the Efficiency of Early Bird Sampling (EBS) an Error Detection-Correction Scheme for Data-Driven Voltage Over-Scaling Roberto G. Rizzo, Valentino Peluso, Andrea Calimera, and Jun Zhou	153
Integrating Simulink, OpenVX, and ROS for Model-Based Design of Embedded Vision Applications	178
Modeling and Evaluation of Application-Aware Dynamic Thermal Control in HPC Nodes	198
Pushing the Limits Further: Sub-Atomic AES	220

	~ .
X1V	Contents

VLSI-SoC: An Enduring Tradition	240
Author Index	257