How do you remove a capacitor from a clock?
Answers from top 15 papers
More filters
| Papers (15) | Insight |
|---|---|
51 Citations | The method is suitable for application in systems which do not require the clock perfectly synchronised to the data. |
05 Feb 2001 91 Citations | The clocking methodology of the present Alpha microprocessor handles such challenges by radically departing from a single chip-wide clock distribution, to better control clock skew, jitter and power dissipation. |
59 Citations | Then, the bulky electrolytic capacitor can be replaced with a small film capacitor. |
01 Nov 2015 | As a result, the bulky electrolytic capacitor can be replaced by a small film capacitor. |
| We propose a novel approach to read the video clock in real time by recognizing the clock digits using a few techniques relative to the transition patterns of the clock. | |
39 Citations | This topology is more suitable for high-speed switched-capacitor applications when compared to a conventional switched-capacitor CMFB, enabling operation at higher clock frequencies. |
| Low-swing clock trees are preferred for a reduction in the clock switching power, with an expected trade-off in clock slew and skew. | |
| This paper proposes a low-cost clock cleaner solution for reference clock sources called the Clock Cleaner. | |
| When this clock is used as the sampling clock in a switched-capacitor filter (SCF) to set its frequency response, the time-varying period causes nonuniform sampling, which is acceptable under certain conditions that are described. | |
27 May 2007 | Such a modification in clock signal prevents application of existing clock gating solutions. |
| The design has been shown to achieve this performance without affecting the jitter on one (sampling) edge of the input clock, which is very important for high-performance switched capacitor-based designs. | |
| Our approach decouples theprecision concern of clock synchronization—limiting how much correct clocks can differ from each other—from theaccuracy concern—limiting the rate at which any correct clock may drift from real time. | |
227 Citations | Thus, a clock-controlled dbp gene may play an important role in central clock oscillation. |
| We show that a dominant negative version of Clock can block the function of the endogenous Clock gene. | |
22 Citations | The proposed structure uses only two nonoverlapping clock phases and is fully programmable through the use of three independent capacitor arrays. |