scispace - formally typeset
Search or ask a question

Showing papers on "Bus network published in 2009"


Patent
06 Oct 2009
TL;DR: In this paper, a system, method and computer program product are provided for network and network application monitoring, where one or more media modules are each coupled to an associated network segment and an application server module is coupled to at least one media module and receives the data and analyzes the data for improving the performance of the network and/or network application.
Abstract: A system, method and computer program product are provided for network and network application monitoring Accordingly, one or more media modules are each coupled to an associated network segment In the case of network application monitoring, each media module is coupled to a network segment on which a network application is running Each media module monitors and collects data relating to traffic on the associated network segment corresponding to the network application, wherein each media module is tailored for network analysis An application server module is coupled to the at least one media module and receives the data and analyzes the data for helping to improve the performance of the network and/or network application

107 citations


Patent
Ken Drottar1, David S. Dunning1
28 Dec 2009
TL;DR: In this paper, a method for transmitting a packet including information describing a bus transaction to be executed at a remote device is described, and the packet includes a data field having a size that is a multiple of a cache line size.
Abstract: A method is provided for transmitting a packet including information describing a bus transaction to be executed at a remote device. A bus transaction is detected on a first bus and a network packet is generated for transmission over a network. The network packet includes an opcode describing the type of bus transaction. One or more control signals of the bus transaction map directly to one or more bits of the opcode to simplify decoding or converting of the bus transaction to the opcode. The packet is transmitted to a remote device and the bus transaction is then replayed at a second bus. In addition, the packet includes a data field having a size that is a multiple of a cache line size. The packet includes separate CRCs for the data and header. The packet also includes a transaction ID to support split transactions over the network. Also, fields in the packet header are provided in a particular order to improve switching efficiency.

93 citations


Proceedings ArticleDOI
26 Jul 2009
TL;DR: In this article, the feasibility of VSC HVDC on loss minimization in meshed networks is investigated and the impact of the installation on overall system losses is verified through simulations on two networks: the small IEEE 14 bus network and the larger IEEE 118 bus network.
Abstract: The scene of electric power systems has changed drastically and will continue to do so in the years to come. Causes of this evolution are the liberalization of the electricity markets and the increased use of intermittent renewable energy. Uncertainty in the transmitted power and congestion of the lines raise the need for new technologies. High Voltage Direct Current (HVDC) is one of these emerging technologies that may have a major impact, and more specifically Voltage Source Converter (VSC) HVDC. The main part of this paper is to verify the feasibility, technical as well as economic, of VSC HVDC on loss minimization in meshed networks. The losses of the different components of a VSC HVDC link are studied and the impact of the installation on overall system losses in meshed networks is verified through simulations. Simulations are performed on two networks: the small IEEE 14 bus network and the larger IEEE 118 bus network. The networks are investigated in their original state and in a state of increased loading. Finally, an economic analysis is performed to investigate the economic feasibility of VSC HVDC on loss reduction in meshed networks.

93 citations


Patent
15 May 2009
TL;DR: In this article, a power bus is coupled to a solar panel, and a slave node, coupled to the power bus, transmits information regarding solar panel performance from the master node to the slave node.
Abstract: A method and system includes a solar panel. A power bus is coupled to the solar panel. The power bus supports transmission of AC communication signals. A slave node, coupled to the power bus, transmits information regarding solar panel performance. A master node, remotely coupled to the slave node over the power bus, receives the information regarding solar panel performance from the slave node.

62 citations


Journal ArticleDOI
TL;DR: In this paper, the authors review the experience from the service upgrades to assess how effective they have been in terms of these agendas and suggest reasonable minimum service levels are required to attract new riders in times of modal shift, and are effective at building social capital.

61 citations


Patent
14 Oct 2009
TL;DR: In this paper, the authors present a method for detecting a transition of a control bus from a high state to a low state by a source device, the source device being configured to be coupled with a sink device via an interface.
Abstract: Discovery of connections utilizing a control bus. An embodiment of a method includes detecting a transition of a control bus from a high state to a low state by a source device, the source device being configured to be coupled with a sink device via an interface, the interface including the control bus, the source device including a pullup device and the sink device including a pulldown device;pulsing the control bus to a high state at the source device; and upon detecting by the source device that the control bus remains in the high state ceasing the pulsing of the control bus to the high state, and transitioning the source device from a disconnected state to a connected state.

58 citations


Patent
14 Jul 2009
TL;DR: In this paper, a method and a device for converting a first bus including at least a data wire and a clock wire into a single-wire bus is presented, where a data bit of the first bus is converted on half a period of the clock signal for transmission over the second bus, a waiting pattern being placed on the second buses during the other half-period.
Abstract: A method and a device for converting a first bus including at least a data wire and a clock wire into a single-wire bus, wherein a data bit of the first bus is converted on half a period of the clock signal for transmission over the second bus, a waiting pattern being placed on the second bus during the other half-period.

55 citations


Patent
29 May 2009
TL;DR: In this article, the authors present an improved apparatus for configuring a control system that includes a model that is made up of one or more objects representing one or multiple devices in the system.
Abstract: The invention provides, in some aspects, improved apparatus for configuring a control system. The apparatus includes a model made up of objects representing devices of such a system, including, at least one device that defines and/or controls communications on at least a portion of a network within that system. That device is referred to, here, as a “bus master” and the portion of the network is referred to as a “segment.” The object (or objects) representing the bus master can include information defining timings, port assignments and/or other aspects of the configuration of the segment. A download service transfers configuration information from objects in the model to devices in the control system. This includes transferring to the bus master communications configuration information for the segment. A download service according to this aspect of the invention generates—e.g., for logging by a change tracking system—indicia of the configuration information transferred to the bus master. The download service can likewise generate for logging (by the change tracking system) information transferred from the model to other devices in control system. The invention provides improved apparatus for configuring a control system that includes a model that is made up of one or more objects representing one or more devices in the system. The objects have parameters reflecting characteristics of the devices represented by the respective objects. At least one of those parameters is associated with a “track” attribute indicating whether at least selected configuration information transferred from that object to the respective device in the control system is to be logged to a change tracking system. A download service transfers configuration information from objects in the model to devices in the control system. Those downloads can go directly to the respective devices or can go indirectly, e.g., via other devices in the control system (such as controllers, field bus modules, and so forth). Regardless, the download service according to this aspect of the invention generates for logging by the change tracking system indicia of that transferred configuration information. Generation of those indicia is governed, at least in part, by the “track” attribute associated with one or more of the parameters with which the transferred information is associated.

50 citations


Journal ArticleDOI
TL;DR: In this paper, the main methods to solve the network cost allocation problem both for generators and demands are studied and discussed using a 4-bus system and the IEEE 24-bus RTS system.

47 citations


Proceedings ArticleDOI
18 May 2009
TL;DR: In this article, a Harmony search algorithm has been applied to determine optimal location of FACTS devices in a power system to improve power system security in IEEE 30 bus network, and the results showed that steady state performance of the power system can be effectively improved.
Abstract: The security of a power system can be defined as its ability to withstand a set of severe disturbances, and to survive transition to an acceptable new steady state condition. In this paper Harmony search algorithm has applied to determine optimal location of FACTS devices in a power system to improve power system security. Three types of FACTS devices have been introduced. Line overload and bus under voltage has been solved by controlling active and reactive power of series and shunt compensator, respectively. A combined series-shunt compensators has been also used to control transmission power flow and bus voltage simultaneously. Simulations results for IEEE 30 bus network show that steady state performance of a power system can be effectively improved by optimal placement of FACTS devices. These results have also indicated that two algorithms converge to a similar optimal solution, but HS algorithm has better performance compared to GA.

43 citations


Patent
13 Feb 2009
TL;DR: In this article, the authors present a method for switching to an appropriate network topology type in a telecommunication network comprising of a node (b) sending to a further node a message (M1) comprising of discovery request, receiving from further nodes of the telecommunication networks messages (M2, M3, M11) comprising discovery results, thereafter, sending a message, M5 comprising of proposal of a network topological type and switching to a suitable network.
Abstract: Method for switching to an appropriate network topology type in a telecommunication network comprising of a node (b) sending to a further node a message (M1) comprising of a discovery request, receiving from further nodes of the telecommunication network messages (M3, M11) comprising of discovery results, thereafter, sending a message (M5) comprising of a proposal of a network topology type and switching to an appropriate network topology type.

Journal ArticleDOI
01 May 2009
TL;DR: The actual application shows that the proposed road network traffic intelligent coordination control technique with bus priority can decrease the average vehicle delay and average travel time effectively.
Abstract: On the basis of distributed traffic control framework, fuzzy theory, and artificial neural networks technique, the road network traffic intelligent coordination control technique with bus priority was proposed The whole road network was regarded as a large-scale system, and the subsystems were the intersections Multiphase intelligent signal controller that controlled its own traffic and cooperated with its neighbors was installed at each intersection By exchanging information collected from its social vehicle detectors and the bus detection and location devices, and cooperating with adjacent signal controllers, social vehicle coordination and bus priority in the whole road network were realized Bus priority module, green observation module, and phase switch module comprised the hard core of the controller In each module, the fuzzy rule base system was designed in detail To improve the control system's robusticity, the fuzzy relations of the three modules were implemented by one neural network The target of this proposed method was to maximize the possibility for vehicles to depart from the upstream intersection, and the traveling bus nearby the local intersection to pass the local intersection without stoppage while the utility efficiency of the green signal time was at a relatively high level The actual application shows that the proposed method can decrease the average vehicle delay and average travel time effectively

Patent
11 Sep 2009
TL;DR: In this paper, the need for a single wire bus interface is addressed, which allows for a reduction in pins, pads, or inter-block connections between devices by using a driver for driving the bus with a write frame comprising a start symbol, a write indicator symbol, an address and one or more data symbols.
Abstract: Embodiments disclosed herein address the need for a single wire bus interface. In one aspect, a device communicates with a second device via a single wire bus using a driver for driving the bus with a write frame comprising a start symbol, a write indicator symbol, an address, and data symbols. In another aspect, the device receives one or more data symbols on the single wire bus during a read frame. In yet another aspect, a device communicates with a second device via a single wire bus using a receiver for receiving a frame on the single wire bus comprising a start symbol, a write indicator symbol, an address, and one or more data symbols, and a driver for driving return read data associated with the address when the write indicator identifies a write frame. Various other aspects are also presented. These aspects provide for communication on a single wire bus, which allows for a reduction in pins, pads, or inter-block connections between devices.

Journal ArticleDOI
TL;DR: An optical data bus for computer interconnections that has two sets of optical waveguides used to interconnect different modules attached to the bus and an aggregate bandwidth of over 25 GB/s is achievable with 10-bit wide signaling paths.
Abstract: Buses have historically provided a flexible communications structure in computer systems. However, signal integrity constraints of high-speed electronics have made multi-drop electrical buses infeasible. Instead, we propose an optical data bus for computer interconnections. It has two sets of optical waveguides, one as a fan-out and the other as a fan-in, that are used to interconnect different modules attached to the bus. A master module transmits optical signals which are received by all the slave modules attached to the bus. Each slave module in turn sends data back on the bus to the master module. Arrays of lasers, photodetectors, waveguides, microlenses, beamsplitters, and Tx/Rx integrated circuits are used to realize the optical data bus. With 1 mW of laser power, we are able to interconnect eight different modules at 10 Gb/s per channel. An aggregate bandwidth of over 25 GB/s is achievable with 10-bit wide signaling paths.

Patent
20 May 2009
TL;DR: In this article, a demodulator can include first data and clock pads to couple the demmodulator to a host device via a first bus, and second clock pads and data and data from the second bus to the first bus during a passthrough mode.
Abstract: A demodulator can include first data and clock pads to couple the demodulator to a host device via a first bus, and second data and clock pads to couple the demodulator to a radio frequency (RF) tuner via a second bus. The device may further include passthrough logic to couple host data and a host clock from the first bus to the second bus and to couple tuner data from the second bus to the first bus during a passthrough mode. During this mode, however, the two buses may remain electrically decoupled. When the passthrough mode is disabled, the RF tuner is thus shielded from noise present on the first bus.

Journal ArticleDOI
TL;DR: This work determines eigenvalues and eigenvectors that are used to evaluate the connection times of passengers in a public transportation system in terms of waiting times at various connection points.

Patent
Steven C. Woo1, Scott C. Best1
22 Apr 2009
TL;DR: In this paper, a memory bus has a first bus segment coupled to a memory controller that includes control logic and a first memory device and a switch to selectively couple and decouple the first bus and the second bus segments in response to control information from the control logic.
Abstract: In a system, a memory bus has a first bus segment coupled to a memory controller that includes control logic and a first memory device, a second bus segment coupled to a second memory device, and a switch to selectively couple and decouple the first bus segment and the second bus segment in response to control information from the control logic. Note that the control logic may output control information to the switch to selectively decouple the first bus segment and the second bus segment to effect a change in an electrical length of the memory bus to enable data transfer with respect to the first memory device at a first data rate. Additionally, the control logic may output control information to the switch to selectively couple the first bus segment and the second bus segment to effect another change in the electrical length of the memory bus to enable data transfer with respect to the second memory device at a second data rate that is slower than the first data rate.

01 Jan 2009
TL;DR: In this paper, the effect of losses coefficient on transmission networks with different voltage levels using decimal codification genetic algorithm (DCGA) was investigated and the results showed that although the losses coefficient has not any role in determining of network configuration and arrangement, it has important effect on the rate of investment return and subsequent transmission expansion planning.
Abstract: The main goal of transmission network expansion planning (TNEP) is minimizing the network construction and operational cost while delivering safe and reliable electric power to load centers during the planning horizon. After publication of Garver's paper, much research has been done on the field of static transmission network expansion planning (STNEP) up till now. But in all of them, the effect of losses coefficient on transmission expansion planning has not been investigated. Thus, the goal of this paper is to solve the STNEP problem considering the effect of losses coefficient on transmission networks with different voltage levels using decimal codification genetic algorithm (DCGA). Finally, the effectiveness of proposed idea is tested on Garvers 6 bus network. The results analysis show that although the losses coefficient has not any role in determining of network configuration and arrangement, but it has important effect on the rate of investment return and subsequent transmission expansion planning. Also, it can be said, considering the effect of losses coefficient in expansion planning of a transmission network with various line and substation voltage levels is caused the operational costs and therefore capital saving cost is calculated more exactly.

Patent
19 Aug 2009
TL;DR: In this article, a method for transmitting data between network nodes (2) of a network (1) in a cryptographically protected manner is proposed. But the method is not suitable for wireless sensor networks.
Abstract: The invention relates to a method for transmitting data between network nodes (2) of a network (1) in a cryptographically protected manner. The network nodes (2) are, for example, sensor nodes of a wireless sensor network. In the method according to the invention, in order to transmit the data in a message (F), a NONCE value (N) is created from a count value (CTR) which is updated in the transmission of the message (F) and from a constant value (EANCV) which is provided in a shared manner to the network nodes (2) of the network (1). The data transmitted in the message (F) is then encrypted and decrypted within the network nodes (2) by means of a cryptographic key (K) and the created NONCE value (N). The method according to the invention offers in particular protection against replay attacks while at the same time minimizing the use of resources of the network nodes (2).

Proceedings ArticleDOI
28 Jun 2009
TL;DR: This paper proposes a message passing algorithm which allows nodes to incrementally learn the network topology and finds the capacity region of a deterministic double-Z interference network with full information, which is of independent interest.
Abstract: In distributed wireless networks, nodes often do not know the topology (network size, connectivity and the channel gains) of the network. Thus, they cannot compute their own maximum transmission rate and appropriate transmission scheme. In this paper, we address the inter-related problems of learning the network and the associated best achievable rates. To make progress, we will focus on K-user deterministic interference networks. First, we propose a message passing algorithm which allows nodes to incrementally learn the network topology. In each round of message passing, nodes forward what they believe is the new information to their neighbors and thus the network topology information trickles via broadcasts. Next, we consider two special examples of Z-channel and double-Z interference network and determine the sum-rate points with incomplete network information at different nodes. We show that the sum-rate point can in fact be achieved with less than full information at all the nodes but in general, less network information implies reduced set of achievable rates. In order to analyze the performance of a double-Z interference network with limited information, we find the capacity region of a deterministic double-Z interference network with full information, which is of independent interest.

Patent
11 May 2009
TL;DR: In this paper, the authors propose a system for controlling packet forwarding through a dual-homed connection between first and second network domains, where a sub-ring network is instantiated in the first network domain, and includes at least two nodes connected in a linear topology between a pair of end-nodes.
Abstract: A system for controlling packet forwarding through a dual-homed connection between first and second network domains, the dual-homed connection including two peer nodes connected to the first and second network domains. A sub-ring network is instantiated in the first network domain, and includes at least two nodes connected in a linear topology between a pair of end-nodes. Each end-node corresponds with a respective one of the peer nodes. A virtual link through the second network domain for conveys traffic of the sub-ring network between the peer nodes, and closes the sub-ring network to define a ring topology. Each of the nodes of the sub-ring network is controlled to forward packets of the sub-ring network in accordance with a ring network routing scheme.

Proceedings ArticleDOI
08 Jul 2009
TL;DR: It is proved that if priorities to message streams are assigned using rate-monotonic (RM) and if the requested capacity of the CAN bus does not exceed 25% then all deadlines are met.
Abstract: Consider a distributed computer system comprising many computer nodes, each interconnected with a Controller Area Network (CAN) bus. We prove that if priorities to message streams are assigned using rate-monotonic (RM) and if the requested capacity of the CAN bus does not exceed 25% then all deadlines are met.

Proceedings ArticleDOI
15 May 2009
TL;DR: This paper makes use of CAN field bus to realize the data communication between embedded real-time operation system VxWorks and work-site MCU (Micro-Controller Unit) and can satisfy the reliability and real- time request of data communication completely.
Abstract: The real-time data communication of real-time operation system is a difficult point. This paper analyzes the functions and characteristics of embedded real-time operation system VxWorks and CAN field bus, and makes use of CAN field bus to realize the data communication between embedded real-time operation system VxWorks and work-site MCU (Micro-Controller Unit). The applications of CAN bus can satisfy the reliability and real-time request of data communication completely. The general steps of CAN bus applications offer reference for CAN bus applications in real-time operation system.

Patent
05 Oct 2009
TL;DR: In this paper, a hybrid electrical system for supplying power to an external load is described, which includes a first battery coupled to the first bus and a second battery coupled with the second bus.
Abstract: Examples of systems and methods are provided for a hybrid electrical system for supplying power to an external load. The system may include an external load bus configured to be coupled to an external load. The system may include a first bus coupled to the external load bus. The system may include a first battery coupled to the first bus. The system may include a second bus coupled to the first bus and the external load bus. The second battery may be coupled to the second bus. The second battery may have a higher extracted specific power output value than the first battery and a faster energy transfer rate than the first battery.

Patent
01 Jul 2009
TL;DR: In this article, an automatic network topology identification technique is described, where each node periodically or constantly transmits its unique address to its neighbor node. Once a node receives a different message from its neighbor, the node identifies a topology change in the network.
Abstract: An automatic network topology identification technique is described herein. Each node in the network periodically or constantly transmits its unique address to its neighboring node. Once a node receives a different message from its neighbor, the node identifies a topology change in the network. In one embodiment, a current topology is associated with a session number. When a change in the topology is detected, the detecting node increments the session number and broadcasts the change in topology. The other nodes, detecting the changed session number, now know that there has been a change in the network. In response, the nodes in the network modify routing tables and other information stored at the node related to the topology. In one embodiment, the technique is used to reassign shortened addresses to each device on the network to support a dual-addressing mode of the network. The dual addressing mode substitutes reduced-length addresses (referred to as short addresses) for standard addresses (referred to as long addresses) for traffic whose source or destination is internal to a given virtual network topology. The required length of short addresses used for a given virtual topology is dependent on the number of devices reachable within the topology.

Patent
24 Jun 2009
TL;DR: In this article, a system and method for SpaceWire network management are disclosed involving a network and a network manager (NM), where switches and nodes do not have any preprogrammed knowledge of the network topology and/or of their unit identification (UID) code.
Abstract: A system and method for SpaceWire network management are disclosed involving a network and a network manager (NM). The network includes a plurality of switches and a plurality of nodes. The switches and nodes do not have any preprogrammed knowledge of the network topology and/or of their unit identification (UID) code. In one or more embodiments, the network is a spacecraft communications network. In at least one embodiment, the method for managing the SpaceWire network comprises the network manager (NM) determining link connectivity of the network; verifying the switches are properly configured to allow for logical address routing; and verifying the nodes are configured to process, receive, and transmit data through the network. In some embodiments, the method further comprises determining newly added units, removed units, and/or unresponsive units in the network, and propagating this information through an active unit table.

Patent
28 Sep 2009
TL;DR: In this paper, the authors proposed a method for connecting a field bus interface (FBS) with a field buses (FB), where field devices (F1-F3) exchange data with a control unit (S) in the form of telegram via the field bus via the FBS.
Abstract: The method involved connecting a field bus interface (FBS) with a field bus (FB), where field devices (F1-F3) eg temperature measuring device, exchange data with a control unit (S) in the form of telegram via the field bus The telegram is transmitted on basis of a protocol, where the protocol comprises a protocol parameter that is selected from one of baud rate and field bus address The data exchange is intercepted The protocol parameter is determined from the intercepted data exchange The field bus interface is set on the basis of the determined protocol parameter

Patent
Yasuaki Kuroda1
04 May 2009
TL;DR: In this paper, a design method of a bus interface that includes an I/F interposed between chips, including determining a bus width of the bus interface between chips and a type of bus interface, based on a physical constraint condition between the chips, is presented.
Abstract: A design method of a bus interface that includes an I/F interposed between chips, includes determining a bus width of the bus interface between chips and a type of the bus interface, based on a physical constraint condition between the chips, and automatically generating a bus IP core that comprises a circuit configured in accordance with the determined bus width and the bus interface.

Patent
30 Jun 2009
TL;DR: In this paper, the authors present a system, apparatus and method to compute a route through a network having both digital nodes and optical express-thru nodes, where both physical and virtual links between these nodes are mapped.
Abstract: The present invention provides a system, apparatus and method to compute a route through a network having both digital nodes and optical express-thru nodes. According to various embodiments of the invention, a network topology is generated in which both digital nodes, optical express-thru nodes, and optical nodes are identified, and both physical and virtual links between these nodes are mapped. The network connectivity is identified, at least in part, by broadcasting a local link state advertisement and optical carrier group binding information to neighboring nodes, which enables both physical and virtual neighboring nodes to be identified. Once a topology is generated, both physical and virtual link characteristics are analyzed to ensure link diversity for traffic through the network and load balancing functionality across the network.

Patent
10 Apr 2009
TL;DR: In this article, the authors proposed a method in which data is exchanged via a bus coupler (500) between a network designed for transmitting Ethernet telegrams and a lower-level bus system.
Abstract: A method is disclosed in which data is exchanged via a bus coupler ( 500 ) between a network ( 410 ) designed for transmitting Ethernet telegrams and a lower-level bus system ( 420 ), wherein the bus coupler ( 500 ) is connected via a first interface ( 520 ) to the network ( 410 ) and via a second interface ( 530 ) to the lower-level bus system ( 420 ), and wherein process data is read in and/or output through at least one bus node ( 610, 620, 630 ) of the lower-level bus system ( 420 ). Furthermore, a bus coupler ( 500 ), a bus node ( 610, 620, 630 ), and a control system ( 10 ) that are designed for execution of the method are disclosed.