Topic
Bus network
About: Bus network is a research topic. Over the lifetime, 7017 publications have been published within this topic receiving 97556 citations.
Papers published on a yearly basis
Papers
More filters
••
TL;DR: In this paper, a mathematical programming model for the M-to-1 FBNDP is presented, and the proposed heuristic provides reasonable feeder-bus networks and consistent responses to "what if" questions.
Abstract: The potential for improving the cost-effectiveness of public transport operations by designing better integrated feeder-bus/rail rapid transit systems has been widely recognized. This paper defines the feeder-bus network-design problem (FBNDP) as that of designing a feeder-bus network to access an existing rail system. The FBNDP is considered under two different demand patterns, many-to-one (M-to-1) and many-to-many (M-to-M). We present a mathematical programming model for the M-to-1 FBNDP, and show that it can be generalized to the M-to-M FBNDP. The FBNDP is a large and difficult vehicle-routeing-type problem with an additional decision variable—operating frequency. A heuristic model is presented, which generalizes the ‘savings approach’ to incorporate operating frequency. The computational analysis shows that the proposed heuristic provides reasonable feeder-bus networks and consistent responses to ‘what if’ questions. A comparison indicates that the proposed heuristic provides solutions that are superior to manually designed networks. The advantages of this heuristic are particularly significant under variable demand.
70 citations
•
18 Mar 2008
TL;DR: In this paper, the authors propose a broadband multi-drop local network, interface and method for multimedia access, which includes a wired bus coupleable directly to an external data network terminal and configured for carrying broadband packetized data traffic over a frequency spectrum uninterrupted by other defined data channels or services.
Abstract: A broadband multi-drop local network, interface and method for multimedia access. A local network architecture include a wired bus coupleable directly to an external data network terminal and configured for carrying broadband packetized data traffic over a frequency spectrum uninterrupted by other defined data channels or services; and one or a plurality of network transceivers operable individually for coupling an addressable network device processing a defined class of information to the bus wherein each network appliance is configured for and further operable for providing communication interfacing of the class of information of each addressable network appliance with the packetized IP data traffic on the wired bus.
70 citations
•
10 Jul 1998TL;DR: In this article, a diagnostic/control system using a multi-level I 2 C bus, including multiple I 2C bus master devices (MD 0 to MDn) connected to a primary I2C bus, is described.
Abstract: A diagnostic/control system using a multi-level I 2 C bus, includes: multiple I 2 C bus master devices (MD 0 to MDn) connected to a primary I 2 C bus; a I 2 C bus multiplexer module, which separates multiple secondary I 2 C buses from said primary I 2 C bus, and which connects as many I 2 C bus slave devices (SD 00 to SD 0 N, SD 10 to SD 1 N, . . . , SDN 1 to SDNN) are needed on said secondary I 2 C bus; and I 2 C bus slave devices (SD 00 to SD 0 N, SD 10 to SD 1 N, SDN 1 to SDNN) connected to said secondary I 2 C bus. The I 2 C bus multiplexer module provides access at any instant between any I 2 C bus master device (MD 0 to MDn) and any I 2 C bus slave device on the secondary I 2 C bus.
70 citations
•
01 Oct 1982
TL;DR: In this article, a fault-tolerant computer system provides information transfers between the units of a computing module, including a processor unit and a memory unit and one or more peripheral control units on a bus structure common to all the units.
Abstract: FAULT-TOLERANT COMPUTER SYSTEM ABSTRACTA fault-tolerant computer system provides information transfers between the units of a computing module, including a processor unit and a memory unit and one or more peripheral control units, on a bus structure common to all the units. Information-handling parts of the system, both in the bus structure and in each unit, can have a duplicate partner. Error detectors check the operation of the bus structure and of each system unit to provide information transfers only on fault-free bus conductors and between fault-free units. The computer system can operate in this manner essentially without interruption in the event of faults by using only fault-free conductors and functional units. Arbitration circuits of unusual speed and simplicity provide units of the computing module with access to the common bus structure according to the priority of each unit. The units of a module check incoming and outgoing signals for errors, signal other module units of a detected error, and disable the unit from sending potentially erroneous information onto the bus structure.
69 citations
•
22 Jan 1992
TL;DR: In this article, the first and second buses are connected by a first and a second bus for data transmission in one direction and the second bus is connected by an opposite direction, respectively.
Abstract: A communications method for a shared-medium communications network having a plurality of stations connected by a first and second bus. The first bus is for data transmission in one direction and the second bus is for data transmission in an opposite direction. The method includes transmitting data between stations in slots. A station desiring to transmit requests the use of a slot by placing a request signal on the bus in a direction opposite to the desired direction of transmission. A slot is then used on a first request, first use priority except for a least one station which is allocated a slot without regard to the first request first use priority. This allocation provides for guaranteed bandwidth traffic.
69 citations