scispace - formally typeset
Search or ask a question
Topic

Division (mathematics)

About: Division (mathematics) is a research topic. Over the lifetime, 12717 publications have been published within this topic receiving 87814 citations.


Papers
More filters
Proceedings ArticleDOI
02 Sep 2001
TL;DR: A set of SIMULINK models and MATLAB files, which allow exhaustive behavioral simulations of fractional-N division frequency synthesizers based on PLL, are presented, which takes into account most of PLL's non-idealities.
Abstract: Presents a set of SIMULINK models and MATLAB files, which allow exhaustive behavioral simulations of fractional-N division frequency synthesizers based on PLL. The proposed set of models takes into account most of PLL's non-idealities. For each model we present a description of the considered effect as well as all of the implementable details. Simulation results on a fractional-N division frequency synthesizer based on PLL demonstrate the validity of the models proposed.

26 citations

Patent
01 Feb 2001
TL;DR: In this article, the authors proposed a dense wavelength division multiplexer (DWDM) for separating an optical signal into optical channels, which includes at least one birefringent plate (509), at least a half wave plate (510), a lens (513), and a nonlinear interferometer (514) for introducing a phase difference between the plurality of optical channels.
Abstract: The present invention provides a dense wavelength division multiplexer for separating an optical signal into optical channels. The dense wavelength division multiplexer (500) includes at least one birefringent plate (509) for separating an optical signal into a plurality of optical channels, at least one half wave plate (510), a lens (513) and a non-linear interferometer (514) for introducing a phase difference between the plurality of optical channels. The present invention provides for an ease in alignment and a higher tolerance to drifts.

26 citations

Patent
11 Jul 1945
TL;DR: In this article, a method and machine for making can bodies from a strip of sheet material adapted to be formed into a tube is described, with particular reference to facilitating the division of the tube into a plurality of individual and separated can bodies.
Abstract: The present invention relates to a method and machine for making can bodies from a strip of sheet material adapted to be formed into a tube and has particular reference to facilitating the division of the tube into a plurality of individual and separated can bodies The invention contemplates

26 citations

Journal ArticleDOI
TL;DR: A high-speed elliptic curve cryptography (ECC) processor specialized for primes recommended by the National Institute of Standards and Technology (NIST) was constructed and introduced non-least-positive (NLP) form into the design, so that the carry chain in the large array accumulation was broken down, which greatly shortened the critical path and made parallel processing possible.
Abstract: In this paper, a high-speed elliptic curve cryptography (ECC) processor specialized for primes recommended by the National Institute of Standards and Technology (NIST) was constructed. Toom–Cook multiplication without division was proposed to implement modular multiplication for NIST primes. Compared with a traditional algorithm, the computation complexity was reduced from 16 base multiplications to 7 in 4-way Toom–Cook multiplication. Moreover, we introduced non-least-positive (NLP) form into our design, so that the carry chain in the large array accumulation was broken down, which greatly shortened the critical path and made parallel processing possible. In order to support NLP form and lazy reduction strategy, conventional fast reduction methods for NIST primes were also modified. In addition, pipeline technique at the level of point multiplication was used, so the latency of modular inverse can be covered. Implemented on the Xilinx Virtex-6 FPGA platform, the ECC processor can perform a point multiplication every 54 $\mu s$ at the cost of 30.3k LUTs and 48 DSPs. Synthesized with 180nm CMOS technology, the speed achieves 43.7 $\mu s$ with 466k gate counts. These experimental results show a significantly better performance per area than previous works.

26 citations


Network Information
Related Topics (5)
Optimization problem
96.4K papers, 2.1M citations
81% related
Fuzzy logic
151.2K papers, 2.3M citations
81% related
Artificial neural network
207K papers, 4.5M citations
81% related
Nonlinear system
208.1K papers, 4M citations
81% related
Matrix (mathematics)
105.5K papers, 1.9M citations
80% related
Performance
Metrics
No. of papers in the topic in previous years
YearPapers
20242
2023739
20221,583
2021239
2020416
2019465