Topic
Drain-induced barrier lowering
About: Drain-induced barrier lowering is a research topic. Over the lifetime, 6163 publications have been published within this topic receiving 101547 citations.
Papers published on a yearly basis
Papers
More filters
•
IBM1
TL;DR: In this article, a double-gated transistor with asymmetric gate doping is presented, where one of the double gates is doped degenerately n-type and the other degenerately p-type.
Abstract: The present invention provides a double gated transistor and a method for forming the same that results in improved device performance and density. The preferred embodiment of the present invention provides a double gated transistor with asymmetric gate doping, where one of the double gates is doped degenerately n-type and the other degenerately p-type. By doping one of the gates n-type, and the other p-type, the threshold voltage of the resulting device is improved. Additionally, the preferred transistor design uses an asymmetric structure that results in reduced gate-to-drain and gate-to-source capacitance. In particular, dimensions of the weak gate, the gate that has a workfunction less attractive to the channel carriers, are reduced such that the weak gate does not overlap the source/drain regions of the transistor. In contrast the strong gate, the gate having a workfunction that causes the inversion layer to form adjacent to it, is formed to slightly overlap the source/drain regions. This asymmetric structure allows for the performance benefits of a double gate design without the increased capacitance that would normally result.
44 citations
•
29 Jul 2008TL;DR: In this paper, a rectifier circuit includes a bias circuit that outputs a direct-current voltage; a first MOS transistor that has a gate and a source; and a second MOS transistors that have a gate, a source, and a drain connected to the source.
Abstract: A rectifier circuit includes a bias circuit that outputs a direct-current voltage; a first MOS transistor that has a gate and a source; and a second MOS transistor that has a gate, a source, and a drain connected to the source of the first MOS transistor. Only the direct-current voltage is applied between the gate and the source of the first MOS transistor, and only the direct-current voltage being applied between the gate and the source of the second MOS transistor. The rectifier circuit also includes a coupling capacitor that has a first end which is connected to the source of the first MOS transistor, and a second end to which an alternating-current signal is input.
44 citations
•
20 Mar 2003TL;DR: In this article, a charge pump stage includes a first n-channel transistor having a source coupled to an input terminal and a drain coupled to a output terminal, which is surrounded by an n-well.
Abstract: A charge pump stage includes a first n-channel transistor having a source coupled to an input terminal and a drain coupled to an output terminal. A second n-channel transistor has a source coupled to the input terminal, a drain coupled to a gate of the first transistor, and a gate coupled to the output terminal. A third n-channel transistor has a source coupled to the input terminal, a gate coupled to the output terminal, and a drain coupled to a p-well. A fourth n-channel transistor has a source coupled to the output terminal, a gate coupled to the input terminal, and a drain coupled to the p-well. The first, second, third and fourth transistors are fabricated in the p-well, which is surrounded by an n-well. A first capacitor is coupled to the output terminal, and a second capacitor is coupled to the gate of the first transistor.
44 citations
••
TL;DR: In this article, the authors measured the silicon island temperature in both long and submicrometer thin-film MOSFETs as a function of bias conditions using noise thermometry.
Abstract: The authors report the direct measurement of the silicon island temperature in both long and submicrometer thin-film silicon-on-insulator (SOI) MOSFETs as a function of bias conditions using noise thermometry. They show that the device island temperature increases with drain voltage and that this results in a reduction of drain current. Using standard models of the drain current and velocity/field expression, they show that a thermally induced fall in mobility quantitatively accounts for the loss in drain current drive observed. >
44 citations
••
TL;DR: In this article, the role and effects of both electron and hole injection are discussed, and a model of the mean time to failure for NMOS devices fabricated with two different source-drain diffusions is also presented.
Abstract: The high drain-effect transistor characteristic observed after hot-carrier injection and trapping in the oxide has been found to be due to the uneven trapped-carrier distribution near the drain, which causes the threshold voltage to vary as a function of drain voltage. A discussion of the role and effects of both electron and hole injection is presented. The nonlinear distribution of carriers trapped in the gate oxide is described. One result is that the nonuniform surface band bending causes the subthreshold leakage to be an exponential function of the drain voltage. The combined increase in threshold voltage, subthreshold leakage, and a decrease in subthreshold slope will translate into slower circuit speed and higher standby power dissipation [37] in CMOS circuits. An experimental model of the mean time to failure, for NMOS devices fabricated with two different source-drain diffusions, is also presented. For the first time, the model has been extended to include the channel-length dependence. The model assumes a reliability criterion of less than a 10-mV threshold-voltage shift in 100 000 h of operation. Experimental results and subsequent calculations show that for 350-/spl Aring/ gate-oxide devices at 5.0 V operation, 2.5 /spl mu/m is the minimum electrical channel-length device which can be fabricated using a traditional source-drain process. Conversely, submicrometer electrical channel-length devices can be fabricated using an arsenic-phosphorous "graded" source-drain process, even at 5.5-V operation.
44 citations