Topic
Effective number of bits
About: Effective number of bits is a research topic. Over the lifetime, 3776 publications have been published within this topic receiving 46130 citations.
Papers published on a yearly basis
Papers
More filters
••
TL;DR: This brief presents a zero-crossing-based pipeline analog-todigital converter (ADC) architecture that can effectively reduce hardware complexity and power consumption for high-speed ADCs.
Abstract: This brief presents a zero-crossing-based pipeline analog-to-digital converter (ADC) architecture that can effectively reduce hardware complexity and power consumption for high-speed ADCs. The ADC uses only simple open-loop amplifiers for residue amplification. Using modified sliding interpolation and subranging techniques, the number of amplifiers is reduced by 60%. A 10-bit 200-MS/s ADC, employing the architecture and other techniques, such as double sampling, digital error correction, and source degeneration, is fabricated in 0.13- $\mu $ m CMOS process and occupies a die area of 0.7 $\mathrm{mm}^{2}$ . The differential and integral nonlinearity of the ADC are less than 0.83/−0.47 and 1.05/−0.7 LSB, respectively. With a 1.5-MHz full-scale input, the ADC achieves 56.5-dB signal-to-noise plus distortion ratio, 71.8-dB spurious free dynamic range, and 9.1 effective number of bits at full sampling rate while dissipating 38 mW from a 1.2-V supply.
18 citations
•
01 Jan 2013
TL;DR: This ADC achieves the best FoM of any ADCs with greater than 10b ENOB and 10MS/s sampling rate, and the main contributions include investigation of using digital error correction (redundancy) in SAR ADCs for dynamic error correction and speed improvement.
Abstract: As technology scales, the improved speed and energy
eciency make the successive- approximation-register (SAR)
architecture an attractive alternative for applications that
require high-speed and high-accuracy analog-to-digital converters
(ADCs). In SAR ADCs, the key linearity and speed limiting factors
are capacitor mismatch and incomplete digital-to-analog converter
(DAC)/reference voltage settling. In this the- sis, a sub-radix-2
SAR ADC is presented with several new contributions. The main
contributions include investigation of using digital error
correction (redundancy) in SAR ADCs for dynamic error correction
and speed improvement, development of two new calibration
algorithms to digitally correct for manufacturing mismatches,
design of new architecture to incorporate redundancy within the
architecture itself while achieving 94% better energy eciency
compared to conventional switching algorithm, development of a new
capacitor DAC structure to improve the SNR by four times with
improved matching, joint design of the analog and digital circuits
to create an asynchronous platform in order to reach the targeted
performance, and analysis of key circuit blocks to enable the
design to meet noise, power and timing requirements. The design is
fabricated in standard 1P9M 65nm CMOS technology with 1.2V supply.
The active die area is 0.083mm² with full rail-to-rail input swing
of 2.4V p-p . A 67.4dB SNDR, 78.1dB SFDR, +1.0/-0.9 LSB₁₂ INL and
+0.5/-0.7 LSB₁₂ DNL are achieved at 50MS/s at Nyquist rate. The
total power consumption, including the estimated calibration and
reference power, is 2.1mW, corresponding to 21.9fJ/conv.- step FoM.
This ADC achieves the best FoM of any ADCs with greater than 10b
ENOB and 10MS/s sampling rate.
18 citations
•
26 Nov 1991
TL;DR: In this paper, a serial-to-parallel type A/D converter includes a resistance array, a plurality of comparators for upper bits, an encoder for lower bits, and an adder.
Abstract: A serial-to-parallel type A/D converter includes a resistance array, a plurality of comparators for upper bits, a plurality of comparators for lower bits, an encoder for upper bits, an encoder for lower bits and an adder. The resistance array divides a predetermined reference voltage to generate upper reference voltages, and by dividing the step width of the upper reference voltage, generates lower reference voltages. The plurality of comparators for the upper bits compare the analog input signal with the upper reference voltages, and applies the result of comparison to the encoder for the upper bits. The encoder for the upper bits calculates an estimated value of the upper bits based on the result of comparison, and select second reference voltages in the range provided by adding ±1/2 LSB to 1LSB corresponding to the estimated value of the upper bits. The plurality of comparators for the lower bits calculate the lower bits and a correcting bit based on the selected second reference voltages. The adder adds the correcting bit to the estimated value of the upper bits to correct the estimated value.
18 citations
••
TL;DR: An 8-bit 20-MS/s time-domain analog-to-digital data converter (ADC) using the zero-crossing-based circuit technique is presented and achieves the effective bits of 7.1 for a Nyquist input frequency at 20 MS/s.
Abstract: An 8-bit 20-MS/s time-domain analog-to-digital data converter (ADC) using the zero-crossing-based circuit technique is presented. Compared with the conventional ADCs, signal processing is executed in both the voltage and time domains. Since no high-gain operational amplifier is needed, this time-domain ADC works well in a low supply voltage. The proposed ADC has been fabricated in a 0.18-mum CMOS process. Its power dissipation is 4.64 mW from a supply voltage of 1.8 V. This active area occupies 1.2 times 0.7 mm2. The measured signal-to-noise-distortion ratio achieves 44.2 dB at an input frequency of 10 MHz. The integral nonlinearity is less than plusmn1.07 LSB, and the differential nonlinearity is less than plusmn0.72 LSB. This time-domain ADC achieves the effective bits of 7.1 for a Nyquist input frequency at 20 MS/s.
18 citations
••
TL;DR: An all-optical analog-to-digital conversion scheme based on a Sagnac loop and balanced receivers is proposed and experimentally demonstrated and an effective number of bits (ENOB) of 4 bits is obtained.
Abstract: An all-optical analog-to-digital conversion scheme based on a Sagnac loop and balanced receivers is proposed and experimentally demonstrated. Adjustable phase shift about the transfer function of the Sagnac loop is obtained by using the multiwavelength optical pulses to realize the phase-shift optical quantization. Benefit from the complementary outputs at the transmitted and reflected ports of the Sagnac loop and balanced receiver can be used to obtain the quantized output binary signal for the encoding operation. A proof-of-concept experiment is implemented using a wavelength tunable continuous-wave laser diode. Using 16 different wavelengths, the 16 quantization levels are demonstrated and an effective number of bits (ENOB) of 4 bits is obtained.
18 citations