scispace - formally typeset
Search or ask a question
Topic

Hybrid array

About: Hybrid array is a research topic. Over the lifetime, 128 publications have been published within this topic receiving 1647 citations.


Papers
More filters
Journal ArticleDOI
TL;DR: This article investigates how the hybrid array architecture and special mm-Wave channel property can be exploited to design suboptimal but practical massive antenna array schemes and compares two main types of hybrid arrays, interleaved and localized arrays, and recommends that the localized array is a better option in terms of overall performance and hardware feasibility.
Abstract: A massive hybrid array consists of multiple analog subarrays, with each subarray having its digital processing chain. It offers the potential advantage of balancing cost and performance for massive arrays and therefore serves as an attractive solution for future millimeter-wave (mm- Wave) cellular communications. On one hand, using beamforming analog subarrays such as phased arrays, the hybrid configuration can effectively collect or distribute signal energy in sparse mm-Wave channels. On the other hand, multiple digital chains in the configuration provide multiplexing capability and more beamforming flexibility to the system. In this article, we discuss several important issues and the state-of-the-art development for mm-Wave hybrid arrays, such as channel modeling, capacity characterization, applications of various smart antenna techniques for single-user and multiuser communications, and practical hardware design. We investigate how the hybrid array architecture and special mm-Wave channel property can be exploited to design suboptimal but practical massive antenna array schemes. We also compare two main types of hybrid arrays, interleaved and localized arrays, and recommend that the localized array is a better option in terms of overall performance and hardware feasibility.

245 citations

Journal ArticleDOI
TL;DR: In this paper, a binder-free hierarchical NiCo2O4@NiO nanowire array (HNW) with robust adhesion was presented for use in electrochemical capacitors (ECs).
Abstract: Hybrid metal oxide architectures have attracted much attention in recent years due to their great potential to meet the ever-increasing requirements of high energy density and power density in energy storage applications. Here, we report a facile hydrothermal synthesis of a binder-free hierarchical NiCo2O4@NiO nanowire array (HNW) with robust adhesion, for use in electrochemical capacitors (ECs). The resulting hybrid array electrode exhibits superior pseudocapacitive performance with high specific capacitance (2220 F g−1), remarkable rate capability, and excellent cycling performance (93.1% retention after 3000 cycles). Furthermore, a NiCo2O4@NiO//AC asymmetric supercapacitor was prepared and found to exhibit a high energy density (31.5 W h kg−1) at a power density of 215.2 W kg−1 and superior cycling stability (89% of the initial capacity retention at 50 A g−1 over 3000 cycles). This outstanding electrochemical performance benefits from the synergistic contribution of the composite and unique hierarchical architecture. Such highly integrated hybrid array electrodes will be extremely helpful towards the fabrication of high-performance nanoenergy systems.

140 citations

Journal ArticleDOI
TL;DR: This work designs and synthesizes a novel NiMn-layered double hydroxide nanosheet@Ni3S2 nanorod hybrid array supported on porous nickel foam via a one-pot hydrothermal method and demonstrates high energy density and very good electrochemical cycling stability.
Abstract: One of the key challenges for pseudocapacitive electrode materials with highly effective capacitance output and future practical applications is how to rationally construct hierarchical and ordered hybrid nanoarchitecture through the simple process. Herein, we design and synthesize a novel NiMn-layered double hydroxide nanosheet@Ni3S2 nanorod hybrid array supported on porous nickel foam via a one-pot hydrothermal method. Benefited from the ultrathin and rough nature, the well-defined porous structure of the hybrid array, as well as the synergetic effect between NiMn-layered double hydroxide nanosheets and Ni3S2 nanorods, the as-fabricated hybrid array-based electrode exhibits an ultrahigh specific capacitance of 2703 F g−1 at 3 A g−1. Moreover, the asymmetric supercapacitor with this hybrid array as a positive electrode and wood-derived activated carbon as a negative electrode demonstrates high energy density (57 Wh Kg−1 at 738 W Kg−1) and very good electrochemical cycling stability.

97 citations

01 Jan 1994
TL;DR: The Dynamically Programmable Gate Array (DPGA) is introduced which combines the best features from FPGAs and SIMD arrays into a single array architecture.
Abstract: Field-Programmable Gate Arrays (FPGAs) and Single-Instruction Multiple-Data (SIMD) processing arrays share many architectural features. In both architectures, an array of simple, ne-grained logic elements is employed to provide high-speed, customizable, bit-wise computation. In this paper, we present a unied computational array model which encompasses both FPGAs and SIMD arrays. Within this framework, we examine the dierences and similarities between these array structures and touch upon techniques and lessons which can be transfered between the architectures. The unied model also exposes promising prospects for hybrid array architectures. We introduce the Dynamically Programmable Gate Array (DPGA) which combines the best features from FPGAs and SIMD arrays into a single array architecture.

61 citations

Patent
11 Aug 1992
TL;DR: In this paper, a hybrid infrared focal plane array detector employs a detector layer and transparent substrate bonded to a thin semiconductor readout integrated circuit and thicker readout circuit substrate, which is rigidly bonded to the readout substrate to form a composite structure.
Abstract: A hybrid infrared focal plane array detector employs a detector layer and transparent substrate bonded to a thin semiconductor readout integrated circuit and thicker readout circuit substrate. The readout circuit is rigidly bonded to the readout substrate to form a composite structure having a thermal coefficient of expansion substantially matching that of the detector portion. The hybrid device may be cooled from room temperature to cryogenic operation temperatures without thermal mismatch structural problems.

60 citations

Network Information
Related Topics (5)
Spectroscopy
71.3K papers, 1.5M citations
64% related
Communication channel
137.4K papers, 1.7M citations
63% related
Dielectric
169.7K papers, 2.7M citations
63% related
Silicon
196K papers, 3M citations
63% related
Scattering
152.3K papers, 3M citations
62% related
Performance
Metrics
No. of papers in the topic in previous years
YearPapers
20216
20204
20195
20186
20179
20166