scispace - formally typeset
Topic

Logic family

About: Logic family is a(n) research topic. Over the lifetime, 7926 publication(s) have been published within this topic receiving 143314 citation(s).

...read more

Papers
  More

Journal ArticleDOI: 10.1145/130956.130958
01 May 1992-Sigact News
Abstract: Linear logic was introduced by Girard in 1987 [11] . Since then many results have supported Girard' s statement, \"Linear logic is a resource conscious logic,\" and related slogans . Increasingly, computer scientists have come to recognize linear logic as an expressive and powerful logic with connection s to a variety of topics in computer science . This column presents a.n intuitive overview of linear logic, some recent theoretical results, an d summarizes several applications of linear logic to computer science . Other introductions to linear logic may be found in [12, 361 .

...read more

Topics: Dynamic logic (modal logic) (83%), Substructural logic (82%), Logic family (82%) ...read more

2,199 Citations


Journal ArticleDOI: 10.1126/SCIENCE.1108813
09 Sep 2005-Science
Abstract: “Spintronics,” in which both the spin and charge of electrons are used for logic and memory operations, promises an alternate route to traditional semiconductor electronics. A complete logic architecture can be constructed, which uses planar magnetic wires that are less than a micrometer in width. Logical NOT, logical AND, signal fan-out, and signal cross-over elements each have a simple geometric design, and they can be integrated together into one circuit. An additional element for data input allows information to be written to domain-wall logic circuits.

...read more

Topics: Logic family (68%), Logic gate (67%), Pass transistor logic (66%) ...read more

1,809 Citations


Open accessProceedings ArticleDOI: 10.1109/DSN.2002.1028924
23 Jun 2002-
Abstract: This paper examines the effect of technology scaling and microarchitectural trends on the rate of soft errors in CMOS memory and logic circuits. We describe and validate an end-to-end model that enables us to compute the soft error rates (SER) for existing and future microprocessor-style designs. The model captures the effects of two important masking phenomena, electrical masking and latching-window masking, which inhibit soft errors in combinational logic. We quantify the SER due to high-energy neutrons in SRAM cells, latches, and logic circuits for feature sizes from 600 nm to 50 nm and clock periods from 16 to 6 fan-out-of-4 inverter delays. Our model predicts that the SER per chip of logic circuits will increase nine orders of magnitude from 1992 to 2011 and at that point will be comparable to the SER per chip of unprotected memory elements. Our result emphasizes that computer system designers must address the risks of soft errors in logic circuits for future designs.

...read more

  • Figure 4. Latching Window Masking
    Figure 4. Latching Window Masking
  • Table 1. Transistors per chip for 16 FO4 pipeline using quadratic scaling assumption
    Table 1. Transistors per chip for 16 FO4 pipeline using quadratic scaling assumption
  • Table 2. Chip Model for 350nm device size
    Table 2. Chip Model for 350nm device size
  • Figure 1. Simple model for a processor pipeline.
    Figure 1. Simple model for a processor pipeline.
  • Figure 10. Total chip SER for logic, latches and SRAMs across different gate lengths and pipeline depths
    Figure 10. Total chip SER for logic, latches and SRAMs across different gate lengths and pipeline depths
  • + 7

Topics: Sequential logic (65%), Soft error (64%), Logic family (64%) ...read more

1,474 Citations


Journal ArticleDOI: 10.1038/NATURE08940
08 Apr 2010-Nature
Abstract: The authors of the International Technology Roadmap for Semiconductors-the industry consensus set of goals established for advancing silicon integrated circuit technology-have challenged the computing research community to find new physical state variables (other than charge or voltage), new devices, and new architectures that offer memory and logic functions beyond those available with standard transistors. Recently, ultra-dense resistive memory arrays built from various two-terminal semiconductor or insulator thin film devices have been demonstrated. Among these, bipolar voltage-actuated switches have been identified as physical realizations of 'memristors' or memristive devices, combining the electrical properties of a memory element and a resistor. Such devices were first hypothesized by Chua in 1971 (ref. 15), and are characterized by one or more state variables that define the resistance of the switch depending upon its voltage history. Here we show that this family of nonlinear dynamical memory devices can also be used for logic operations: we demonstrate that they can execute material implication (IMP), which is a fundamental Boolean logic operation on two variables p and q such that pIMPq is equivalent to (NOTp)ORq. Incorporated within an appropriate circuit, memristive switches can thus perform 'stateful' logic operations for which the same devices serve simultaneously as gates (logic) and latches (memory) that use resistance instead of voltage or charge as the physical state variable.

...read more

Topics: Logic family (64%), Pass transistor logic (64%), Logic gate (62%) ...read more

1,423 Citations


Journal ArticleDOI: 10.1109/TCAD.1987.1270347
Abstract: MIS is both an interactive and a batch-oriented multilevel logic synthesis and minimization system. MIS starts from the combinational logic extracted, typically, from a high-level description of a macrocell. It produces a multilevel set of optimized logic equations preserving the input-output behavior. The system includes both fast and slower (but more optimal) versions of algorithms for minimizing the area, and global timing optimization algorithms to meet system-level timing constraints. This paper provides an overview of the system and a description of the algorithms used. Included are some examples illustrating an input language used for specifying logic and don't-cares. Parts on an industrial chip have been re-synthesized using MIS with favorable results as compared to equivalent manual designs.

...read more

Topics: Logic optimization (68%), Sequential logic (65%), Logic family (63%) ...read more

1,136 Citations


Performance
Metrics
No. of papers in the topic in previous years
YearPapers
202126
202024
201930
201832
2017169
2016264

Top Attributes

Show by:

Topic's top 5 most impactful authors

Kaushik Roy

38 papers, 1.6K citations

Mohamed I. Elmasry

22 papers, 526 citations

Bruce B. Pedersen

19 papers, 949 citations

Nobuyuki Yoshikawa

19 papers, 318 citations

Michitaka Kameyama

18 papers, 192 citations

Network Information
Related Topics (5)
Pass transistor logic

9.2K papers, 149.7K citations

92% related
Logic synthesis

11.5K papers, 215.5K citations

92% related
Very-large-scale integration

20.4K papers, 311K citations

92% related
Logic gate

35.7K papers, 488.3K citations

92% related
Integrated circuit design

11.4K papers, 210.5K citations

91% related