scispace - formally typeset
Search or ask a question
Topic

Page layout

About: Page layout is a research topic. Over the lifetime, 2266 publications have been published within this topic receiving 23261 citations.


Papers
More filters
Patent
18 Oct 1994
TL;DR: In this paper, the authors proposed a scheme to facilitate control over descentralized operations, specially, the progression conditions thereof when the operation are decentralized and performed by using plural layout design devices when the layout of printed matter is designed.
Abstract: PURPOSE:To facilitate control over descentralized operations, specially, the progression conditions thereof when the operation are decentralized and performed by using plural layout design devices when the layout of printed matter is designed. CONSTITUTION:The layout design system is constituted by connecting the layout design devices 1a, 1b, and 1c to a communication means (a). The respective devices 1a, 1b, and 1c output signals at the start and end of each process of the operations. Then, the control means 11 of the device 1a totalizes the signals on the basis of the kinds of processes corresponding to the respective signals and the printed matter to generate transaction information indicating the progression extent of the transaction. The control means 11 outputs the transaction information to the devices 1a, 1b, and 1c according to indications from the respective devices 1a, 1b, and 1c. Then, operators of the devices 1a, 1b, and 1c schedule efficient operations and advance the operations.

6 citations

Patent
Ryoichi Yamashita1
16 Nov 2010
TL;DR: A layout design apparatus that designs a layout of a semiconductor integrated circuit having a plurality of layers, including an extractor configured to extract, when given a lower module used at multiple locations inside an upper module, information regarding upper layer wiring near respective placement locations where the lower module is placed as mentioned in this paper.
Abstract: A layout design apparatus that designs a layout of a semiconductor integrated circuit having a plurality of layers, the apparatus includes an extractor configured to extract, when given a lower module used at multiple locations inside an upper module, information regarding upper layer wiring near respective placement locations where the lower module is placed, and a layout design unit configured to lay out the lower module by setting prohibited wiring regions in a layout database based on the upper layer wiring information extracted from multiple locations. The prohibited wiring regions are specific regions that prohibit wiring processes therein, and the layout database is data for laying out the lower module.

6 citations

Patent
27 Aug 2010
TL;DR: In this article, a method for proximity-aware circuit design where a set of layout constraint values that satisfy predetermined performance or yield goals is determined in accordance with a layout effect model is presented.
Abstract: A method for proximity-aware circuit design where a set of layout constraint values that satisfy predetermined performance or yield goals is determined in accordance with a layout effect model. One of the layout constraint values is then selected as a constraint input to layout design, and a design layout is performed with the selected layout constraint value to provide a semiconductor circuit design for the semiconductor circuit. The set of layout constraint values can be determined by varying an instance parameter of the layout effect model to determine a set of instance parameters that satisfy the at least one predetermined performance or yield goal in accordance with the layout effect model, and determining layout constraints associated with each instance parameter of the set of instance parameters, thus providing a number of candidates in a design space that can be evaluated according to performance and/or yield tradeoffs.

6 citations

Journal ArticleDOI
TL;DR: A checklist of major elements is defined in order to fine-tune the shipbuilding yard designing process and both user request and design data by the steps are arranged and organized in the proposed layout design template form.
Abstract: Shipyard design and the equipment layout problem, which is directly linked to the productivity of ship production, is an important issue in the production planning of mass production of ships. In many cases, shipbuilding yard design has relied on the experience of the internal engineer, resulting in sporadic and poorly organized processes. Consequently, economic losses and the trial-and-error involved in such a design process are inevitable problems. In this paper, a checklist of major elements is defined in order to fine-tune the shipbuilding yard designing process. The input/ output data based on the simulation of a shipbuilding yard layout designing framework and methodology proposed in previous research is also defined. Initial architecture is executed to develop software that integrates all the relevant processes and designing tools. In this course, both user request and design data by the steps are arranged and organized in the proposed layout design template form. In addition, simulation is carried out based on the parent shipbuilding process planning and scheduling data of the ship product, shipbuilding process, and work-stage facilities that constitute the shipbuilding yard. In addition, design items are verified and optimized with a layout and equipment list that shows optimal process planning and scheduling effects. All of the content of this paper is based on the simulation-based shipbuilding yard layout designing methodology, while the initial architectural processes are based on object-oriented development methodology and systems engineering methods.

6 citations


Network Information
Related Topics (5)
Machining
121.3K papers, 1M citations
80% related
Genetic algorithm
67.5K papers, 1.2M citations
78% related
Scheduling (computing)
78.6K papers, 1.3M citations
77% related
Software
130.5K papers, 2M citations
74% related
Fuzzy logic
151.2K papers, 2.3M citations
73% related
Performance
Metrics
No. of papers in the topic in previous years
YearPapers
202325
202273
202165
202093
2019124
201893