scispace - formally typeset
Search or ask a question
Topic

Page layout

About: Page layout is a research topic. Over the lifetime, 2266 publications have been published within this topic receiving 23261 citations.


Papers
More filters
Proceedings ArticleDOI
01 Jan 2003

4 citations

Proceedings ArticleDOI
02 Nov 1995
TL;DR: An algorithm which structurally recognises the text of a page image and has a graphical interface which portrays the state of the algorithm during the process of decomposition.
Abstract: The reproduction of a scanned document should include not only the optical character recognition of text, but also the structure of that text on the page and the appearance of that text itself (i.e. font recognition). This is paper presents an algorithm which structurally recognises the text of a page image. The method is based upon the "Docstrum plot" algorithm by L.O'Gorman (1993). Modifications have been made to O'Gorman's algorithm which render very good results at identifying paragraphs and lines in particular. The algorithm implementation can, to a limited degree, describe the logical relationship of the text elements of the original page. The limitations of the algorithm are due to the lack of information available without OCR and font technology incorporated into the algorithm implementation. The algorithm implementation has a graphical interface which portrays the state of the algorithm during the process of decomposition.

4 citations

Patent
25 Apr 2002
TL;DR: In this article, the authors propose a system in which the same design data managed by a server are simultaneously edited in parallel from the client terminals of a plurality of designers, where the server comprises a means for executing a wiring tool process in parallel every designer to make the designer edit the data by use of a working copy thereof; a data update control means for performing, when updating is generated in the result state of editing of the working copy by a designer, a control to reflect the updating to the processes and working copies of the designers other than the designer concerned; and a display control
Abstract: PROBLEM TO BE SOLVED: To enhance the efficiency of design in the layout design of a large- scale and high-density LSI by enabling the simultaneous parallel editing of the same design data from terminals of a plurality of designers. SOLUTION: In this system, design data managed by a server are simultaneously edited in parallel from the client terminals of a plurality of designers. The server comprises a means for executing a wiring tool process in parallel every designer to make the designer edit the data by use of a working copy thereof; a data update control means for performing, when updating is generated in the result state of editing of the working copy by a designer, a control to reflect the updating to the processes and working copies of the designers other than the designer concerned; a lock control means for performing the control of an exclusive lock related to editing in a prescribed pattern object unit constituting the design data; and a display control means for performing a processing for displaying the state of the simultaneous parallel editing by the designers, as needed, on the editing screens of the terminals. COPYRIGHT: (C)2004,JPO

4 citations

Patent
29 Mar 2007
TL;DR: In this paper, a method for designing the layout of an integrated circuit that can reduce the number of iterations of timing adjustment is proposed, where dummy layout hierarchy blocks are set in place of layout hierarchy block.
Abstract: PROBLEM TO BE SOLVED: To provide a method for designing the layout of an integrated circuit that can reduce the number of iterations of timing adjustment. SOLUTION: Top level floor planning is performed (S1). Specifically, dummy layout hierarchy blocks (representing areas of layout hierarchy blocks at the top level floor planning) are set in place of layout hierarchy blocks. Layout design processing in the layout hierarchy blocks (floor planning, initial placement, ideally clocked timing optimization synthesis) is next performed (S2), and placement information 48 about the layout hierarchy blocks is fed back to the top level (S3). Then, top level layout design processing (initial placement, clock synthesis, timing optimization synthesis considering clock delay propagation, routing) is performed (S4). COPYRIGHT: (C)2007,JPO&INPIT

4 citations

Journal Article
TL;DR: In this paper, a performance-based framework was built for the safety design of chemical facility layout, which contained four key components:hazard identification, performance target confirmation, consequence assessment and defending effect evaluation.
Abstract: At present,the design of chemical facility layout is always based on kinds of indicated codes,e.g.Criterion of Fireproof Design of Petroleum Chemical Industry(GB50160-2008) and Code of Design on Building Fire Protection and Prevention(GB50016-2006).There are many shortcomings in these codes,such as inflexible,lacking of comprehensive safety theory and ambiguous when applying to extra-large scale chemical plant and pilot plant.In this paper,the performance-based design principle was introduced in the chemical facility layout safety design process.With the accident consequence evaluation technology,a performance-based framework was built for the safety design of chemical facility layout,which contained four key components:hazard identification,performance target confirmation,consequence assessment and defending effect evaluation.As the most important component of the framework,performance target confirmation was analyzed in particular.The chemical facility layout design was divided into three different levels,which are separately device layout design,unit layout design and factory siting design.For each level,the accident scenario definition and acceptable facility damage level were analyzed considering the technics relevance between facilities,and a method was proposed through matching accident scenario and acceptable damage level of chemical facility to confirm suitable performance target for each level.

4 citations


Network Information
Related Topics (5)
Machining
121.3K papers, 1M citations
80% related
Genetic algorithm
67.5K papers, 1.2M citations
78% related
Scheduling (computing)
78.6K papers, 1.3M citations
77% related
Software
130.5K papers, 2M citations
74% related
Fuzzy logic
151.2K papers, 2.3M citations
73% related
Performance
Metrics
No. of papers in the topic in previous years
YearPapers
202325
202273
202165
202093
2019124
201893