Topic
Page layout
About: Page layout is a research topic. Over the lifetime, 2266 publications have been published within this topic receiving 23261 citations.
Papers published on a yearly basis
Papers
More filters
Patent•
21 Mar 2007
TL;DR: In this article, a method uses for setting user individuation page layout based on user browsing habits with displaying the cared channel or content of user at the remarkable place, user can select his cared object, and network will automatically inspect all kinds of changed information.
Abstract: A method uses for setting user individuation page layout. It bases and shows the individuation page layout on user individuation setting and browsing habits with displaying the cared channel or content of user at the remarkable place. User can select his cared object, and network will automatically inspect all kinds of changed information. When the parameter is accorded with the demand to user, network will use note or email to notify user. It can offer page layout information server with good effect and show user's information demand very clearly. User will get the demand message quickly with high pertinence and usability at the convenient operation flat roof.
14 citations
07 Aug 2002
TL;DR: In this article, the authors propose a CAD tool that can quickly generate multiple versions of analog CMOS IC layouts for parasitic extraction and post-layout simulation, which can be used for post-layout simulation and layout optimization.
Abstract: Layout design is a very important step of the analog CMOS IC design flow. Good layout quality featuring low susceptibility to digital noise and low sensitivity to process variation requires layout designers with significant expertise. The layout optimization process needs new CAD tools that will quickly generate multiple versions of analog CMOS IC layouts for parasitic extraction and post-layout simulation. We propose a new CAD tool that will produce analog CMOS layout modules in a given CMOS process. Multiple use of the tool with different control parameters results in obtaining several versions of CMOS layout modules of a single circuit. These layouts can be used for post-layout simulation and layout optimization. This paper presents the tool's architecture and examples of its use for analog CMOS layout design.
14 citations
Patent•
05 Jan 2011
TL;DR: In this article, a method for developing and maintaining Web pages, which is used for adjusting the layout of web pages at any time, is described. But the method is not suitable for maintaining web pages.
Abstract: The invention discloses a method for developing and maintaining Web pages, which is used for adjusting the layout of Web page at any time and comprises the following steps that: an assembly point is defined in a page layout template, and the assembly point is corresponding to the district of the page layout template; page content is created; the page content is introduced into the district of thepage layout template so as to produce a Web page Owing to the embodiment of the invention, the page layout of all pages which use the page layout template can be adjusted by regulating the page layout template and users do not need adjust every page one by one, thus reducing workload for developing and maintaining Web pages
14 citations
Patent•
28 Mar 2003TL;DR: In this article, an IP address or port number is assigned to a printer based on the collected function information, and the printing is performed by a printer engine by implementing a function of the printer predetermined for the specified IP address and port number.
Abstract: Function information about a printer is collected, an IP address or port number is assigned to the printer based on the collected function information, an IP address or port number specified by a PDA 101 is identified, and printing is performed by a printer engine 207 by implementing a function of the printer predetermined for the specified IP address or port number. For example, significant inconvenience in designating a paper size adaptable printing function, plural page layout printing function or duplex printing function when implementing direct printing of data in the standard document format is eliminated, and improvement in convenience can be attained.
14 citations
Patent•
09 Mar 2008TL;DR: In this article, techniques for incrementally analyzing layout design data are disclosed, where a subsequent incremental analysis can be made for only portions of the design data, using a subset of available analysis criteria or some combination of both.
Abstract: Techniques for incrementally analyzing layout design data are disclose. With various implementations, a subsequent incremental analysis can be made for only portions of layout design data, using a subset of available analysis criteria, or some combination of both. For example, the analysis can be limited to errors identified in a previous analysis process, to changes in the layout design data made after a previous analysis process, to particular areas specified by a designer, or some combination thereof. Still further, the analysis process may be performed using only a subset of analysis criteria relevant to the portions of the design data being analyzed, a subset of the initial analysis criteria that the design data failed in a previous analysis process, a subset of the initial analysis criteria selected by the designer, or some combination thereof. Further, such an incremental analysis process can be initiated before a previous analysis process has completed.
14 citations