scispace - formally typeset

Pass transistor logic

About: Pass transistor logic is a(n) research topic. Over the lifetime, 9258 publication(s) have been published within this topic receiving 149704 citation(s). The topic is also known as: PTL. more


Journal ArticleDOI: 10.1126/SCIENCE.1065824
09 Nov 2001-Science
Abstract: We demonstrate logic circuits with field-effect transistors based on single carbon nanotubes. Our device layout features local gates that provide excellent capacitive coupling between the gate and nanotube, enabling strong electrostatic doping of the nanotube from p-doping to n-doping and the study of the nonconventional long-range screening of charge along the one-dimensional nanotubes. The transistors show favorable device characteristics such as high gain (>10), a large on-off ratio (>10(5)), and room-temperature operation. Importantly, the local-gate layout allows for integration of multiple devices on a single chip. Indeed, we demonstrate one-, two-, and three-transistor circuits that exhibit a range of digital logic operations, such as an inverter, a logic NOR, a static random-access memory cell, and an ac ring oscillator. more

Topics: Pass transistor logic (67%), Logic gate (66%), NMOS logic (65%) more

2,602 Citations

Journal ArticleDOI: 10.1126/SCIENCE.1108813
09 Sep 2005-Science
Abstract: “Spintronics,” in which both the spin and charge of electrons are used for logic and memory operations, promises an alternate route to traditional semiconductor electronics. A complete logic architecture can be constructed, which uses planar magnetic wires that are less than a micrometer in width. Logical NOT, logical AND, signal fan-out, and signal cross-over elements each have a simple geometric design, and they can be integrated together into one circuit. An additional element for data input allows information to be written to domain-wall logic circuits. more

Topics: Logic family (68%), Logic gate (67%), Pass transistor logic (66%) more

1,809 Citations

Journal ArticleDOI: 10.1126/SCIENCE.285.5426.391
16 Jul 1999-Science
Abstract: Logic gates were fabricated from an array of configurable switches, each consisting of a monolayer of redox-active rotaxanes sandwiched between metal electrodes. The switches were read by monitoring current flow at reducing voltages. In the “closed” state, current flow was dominated by resonant tunneling through the electronic states of the molecules. The switches were irreversibly opened by applying an oxidizing voltage across the device. Several devices were configured together to produce AND and OR logic gates. The high and low current levels of those gates were separated by factors of 15 and 30, respectively, which is a significant enhancement over that expected for wired-logic gates. more

Topics: Pass transistor logic (65%), NMOS logic (60%), Logic gate (59%)

1,527 Citations

Open accessProceedings ArticleDOI: 10.1109/DSN.2002.1028924
23 Jun 2002-
Abstract: This paper examines the effect of technology scaling and microarchitectural trends on the rate of soft errors in CMOS memory and logic circuits. We describe and validate an end-to-end model that enables us to compute the soft error rates (SER) for existing and future microprocessor-style designs. The model captures the effects of two important masking phenomena, electrical masking and latching-window masking, which inhibit soft errors in combinational logic. We quantify the SER due to high-energy neutrons in SRAM cells, latches, and logic circuits for feature sizes from 600 nm to 50 nm and clock periods from 16 to 6 fan-out-of-4 inverter delays. Our model predicts that the SER per chip of logic circuits will increase nine orders of magnitude from 1992 to 2011 and at that point will be comparable to the SER per chip of unprotected memory elements. Our result emphasizes that computer system designers must address the risks of soft errors in logic circuits for future designs. more

  • Figure 4. Latching Window Masking
    Figure 4. Latching Window Masking
  • Table 1. Transistors per chip for 16 FO4 pipeline using quadratic scaling assumption
    Table 1. Transistors per chip for 16 FO4 pipeline using quadratic scaling assumption
  • Table 2. Chip Model for 350nm device size
    Table 2. Chip Model for 350nm device size
  • Figure 1. Simple model for a processor pipeline.
    Figure 1. Simple model for a processor pipeline.
  • Figure 10. Total chip SER for logic, latches and SRAMs across different gate lengths and pipeline depths
    Figure 10. Total chip SER for logic, latches and SRAMs across different gate lengths and pipeline depths
  • + 7

Topics: Sequential logic (65%), Soft error (64%), Logic family (64%) more

1,474 Citations

Journal ArticleDOI: 10.1038/NATURE08940
08 Apr 2010-Nature
Abstract: The authors of the International Technology Roadmap for Semiconductors-the industry consensus set of goals established for advancing silicon integrated circuit technology-have challenged the computing research community to find new physical state variables (other than charge or voltage), new devices, and new architectures that offer memory and logic functions beyond those available with standard transistors. Recently, ultra-dense resistive memory arrays built from various two-terminal semiconductor or insulator thin film devices have been demonstrated. Among these, bipolar voltage-actuated switches have been identified as physical realizations of 'memristors' or memristive devices, combining the electrical properties of a memory element and a resistor. Such devices were first hypothesized by Chua in 1971 (ref. 15), and are characterized by one or more state variables that define the resistance of the switch depending upon its voltage history. Here we show that this family of nonlinear dynamical memory devices can also be used for logic operations: we demonstrate that they can execute material implication (IMP), which is a fundamental Boolean logic operation on two variables p and q such that pIMPq is equivalent to (NOTp)ORq. Incorporated within an appropriate circuit, memristive switches can thus perform 'stateful' logic operations for which the same devices serve simultaneously as gates (logic) and latches (memory) that use resistance instead of voltage or charge as the physical state variable. more

Topics: Logic family (64%), Pass transistor logic (64%), Logic gate (62%) more

1,423 Citations

No. of papers in the topic in previous years

Top Attributes

Show by:

Topic's top 5 most impactful authors

Kaushik Roy

43 papers, 1.9K citations

Yngvar Berg

24 papers, 220 citations

Maria J. Avedillo

19 papers, 140 citations

Mohamed I. Elmasry

18 papers, 356 citations

Vojin G. Oklobdzija

13 papers, 559 citations

Network Information
Related Topics (5)
Very-large-scale integration

20.4K papers, 311K citations

94% related
Logic gate

35.7K papers, 488.3K citations

94% related
Low-power electronics

8.1K papers, 192.6K citations

94% related

81.3K papers, 1.1M citations

94% related
Integrated circuit design

11.4K papers, 210.5K citations

94% related