scispace - formally typeset
Search or ask a question

Showing papers on "Physical design published in 1968"


Book
01 Jan 1968

36 citations


Journal ArticleDOI
TL;DR: Air-insulated crossovers for integrated circuit interconnections have been developed which feature low capacitance and dual dielectrics for high yield and reliability as mentioned in this paper, which is applicable to integrated circuit chips as well as substrates.
Abstract: Air-insulated crossovers for integrated circuit interconnections have been developed which feature low capacitance and dual dielectrics for high yield and reliability. This type of crossover is fabricated using beam lead technology and is applicable to integrated circuit chips as well as substrates.

15 citations


Patent
Frederick F Jenny1, Rudolf E Thun1
19 Jan 1968
TL;DR: In this article, the authors propose a method for making an interdependent CIRCUIT APPARATUS, where a large number of intersecting cirCUIT clusters are monitored on at least one point and arranged in a parallel relationship.
Abstract: A METHOD FOR MAKING INTEGRATED CIRCUIT APPARATUS WHEREIN A PLURALITY OF INTEGRATED CIRCUITS ARE FORMED ON AT LEAST ONE SUBSTRATE AND ARRANGED IN GROUPS OF CIRCUITS WITH EACH OF THE CIRCUITS OF A PARTICULAR GROUP BEING FUNCTIONALLY EQUIVALENT TO THE OTHER CIRCUITS OF THE GROUP. NEXT, THE CIRCUITS OF THE GROUP ARE INTERCONNECTED IN A PREDETERMINED PARALLEL OPERATIONAL RELATIONSHIP. THE CIRCUITS OF THE GROUP ARE THEN COMMENCED TO BE TESTED IN A SEQUENTIAL MANNER FOR ONE OR MORE DESIRED PRESELECTED ELECTRICAL CHARACTERISTICS. WHEN THE FIRST CIRCUIT OR CIRCUITS, AS THE CASE MIGHT BE, OF THE GROUP ARE FOUND WHICH HAVE THESE CHARACTERISTICS, NO FURTHER TESTING OF THE CIRCUITS OF THE GROUP IS PERFORMED. THEREAFTER, THE CIRCUITS OF THE GROUP ARE OPERATIVELY DISCONNECTED FROM THE PARALLEL OPERATIONAL RELATIONSHIP WITH THE EXCEPTION OF THOSE CIRCUIT OR CIRCUITS TESTED AND FOUND TO HAVE THE CHARACTERISTIC(S).

15 citations


Proceedings ArticleDOI
15 Jul 1968
TL;DR: A circuit analysis-design-optimization system, DCANAL, has been designed specifically for on-line interactive computer aided circuit design on the General Electric Desk Side Computer System and is useful for obtaining all the circuit responses of linear and nonlinear circuits.
Abstract: A circuit analysis-design-optimization system, DCANAL, has been designed specifically for on-line interactive computer aided circuit design on the General Electric Desk Side Computer System. The system is useful for obtaining all the circuit responses of linear and nonlinear circuits. Transistor and diode operating points, effects of circuit element variations, and the design or optimization of element values for desired circuit responses may be quickly and easily determined. The features of the program system are1. Availability. All circuit designers at any Bell Telephone Laboratories location may access the program. Only a teletypewriter terminal is needed.2. Large Circuits. Fifty branch, 30 node circuits with 20 transistors and 20 diodes may be analyzed.3 Fast Response. Most analyses are performed within 30 seconds.4. Modeling Flexibility. Circuits may be modeled with resistors, controlled current sources, independent voltage and current sources, and “black boxes” represented as admittance matrices. Transistors and diodes may be modeled with the conventional Ebers-Moll equations or by data tables from measured terminal characteristics. The data tables, or the Ebers-Moll coefficients, may be stored in device files for easy recall.5. Design Optimization. Selected resistors may be designated as variable, and their values automatically designed to meet specified circuit responses. Circuits may also be automatically optimized by designing resistance values to constrain branch currents and voltages to lie between specified minimum and maximum values.6. Circuit Description Storage. Circuit descriptions may be saved and stored on files. Several versions of a circuit or several different circuits may be recalled for comparison or additional work. The same circuit file may be used for analysis, design, and optimization. Repeating the lengthy and error prone input is avoided.7. English Commands. All input commands consist of two English words directly associated with the function to be performed.8. Selective Output. Particular entries or entire arrays of node voltage, branch current, branch power, transistor and diode voltage and current, and circuit description may be selected as output.9. Element Modification. Any or all of the circuit elements may be temporarily or permanently modified.10. Parameter Variation and Sensitivity. Any specified circuit element may be varied over a prescribed range with any circuit response and its sensitivity selected as output.11. On-Line Distributions. All the up-to-date information on the capabilities, new factors, and modifications to the system are available in an auxiliary instruction program. This provides the user with the latest information when he needs it and where he needs it.

6 citations



Journal ArticleDOI
TL;DR: In this article, the authors present general considerations of silicon monolithic integrated circuit design and discuss the design and development of two monolithic ICs for stereo and color signal demodulation.
Abstract: This paper outlines general considerations of silicon monolithic integrated circuit design. It then reviews principles of gate demodulation with special emphasis on stereo and color signal demodulations. The ideas presented are merged to form the basis for discussion of the design and development of two monolithic integrated circuits. An FM broadcast stereo demodulator is described which encompasses the functions of subcarrier regeneration as well as additional functions of inter-station mute, weak signal demodulator defeat, indicator lamp driver, and inter-stereo-station mute. A versatile monolithic color demodulator is described which is capable of either direct or difference signal color demodulation. In addition, this IC has provisions for blanking and the option of brightness/luminance control.

2 citations



Patent
26 Nov 1968

1 citations


Proceedings ArticleDOI
J. Rongen1
01 Jan 1968

1 citations


Journal ArticleDOI
TL;DR: In this paper, the authors describe a design technique which may be taken by a potential user of linear integrated circuits who wishes, for technical and proprietary reasons, to develop custom silicon monolithic integrated circuits.
Abstract: This paper describes a design technique which may be taken by a potential user of linear integrated circuits who wishes, for technical and proprietary reasons, to develop custom silicon monolithic integrated circuits. Essentially this approach provides a set of IC'components interconnected to furnish building blocks which contain the singular active and passive device characteristics available in monolithic integrated circuits. The steps are detailed by which the integrated circuit device requirements, monolithic processing sequence and device geometries were established. The performance characteristics of the resultant IC components are also described. Finally, circuit examples are shown which illustrate how the use of these building blocks is necessary for an optimum linear integrated circuit design.

Journal ArticleDOI
TL;DR: An integrated circuit breadboard chip is described in this article, which consists of fifty-seven separate devices on a 0.075 in. × 0.0130 in. silicon chip, including npn, lateral and substrate pnp, and compatible MOS transistors as well as various types of diodes, resistors and a capacitor.

Proceedings ArticleDOI
15 Jul 1968
TL;DR: This report describes the first set of proprietary design automation programs that will become available for licensing from C-E-I-R in 1968, a group of building block programs that automate the layout and design of printed circuit boards using integrated circuit (IC) packs.
Abstract: This report describes the first set of proprietary design automation programs that will become available for licensing from C-E-I-R in 1968. The system (called DAPSY V. 2) is a group of building block programs that automate the layout and design of printed circuit boards using integrated circuit (IC) packs. The programs perform three basic functions: the logic is partitioned into IC packs, the packs are placed on the board, and the inter-connections are routed.