scispace - formally typeset
Search or ask a question
Topic

PowerPC

About: PowerPC is a research topic. Over the lifetime, 1184 publications have been published within this topic receiving 22297 citations. The topic is also known as: ppc.


Papers
More filters
Journal ArticleDOI
TL;DR: An efficient and yet predictable approach for supporting spatial partitioning in mission-critical real-time applications is described and it is shown that the approach can provide a tight estimate for the execution time and allows efficient resource utilization.
Abstract: A typical mission-critical real-time system is made up of a number of subsystems (applications), each allocated separate hardware and software resources. However, integration of multiple real-time applications has gained acceptance as a new trend in the industry during the past few years. Integration would require real-time applications to share computing resources and a significant savings in cost and space can be achieved. However, sharing of computing resources raises the issue of spatial partitioning between real-time applications in order to prevent a subsystem-level error from causing a system-wide failure. The provision of spatial partitioning in most advanced processors involves the use of virtual addressing. Virtual addressing is rarely used in real-time systems as it introduces unpredictability to the execution time and thus causes overestimation of the computing and communication resources required to guarantee timeliness. In addition, address translation introduces overhead that slows down execution. In this paper, we describe an efficient and yet predictable approach for supporting spatial partitioning in mission-critical real-time applications. Our approach classifies real-time tasks based on criticality and communication patterns and tailors the implementation of spatial protection to the need of tasks. We show that our approach can provide a tight estimate for the execution time and allows efficient resource utilization. The approach is validated on the PowerPC architecture.
Proceedings ArticleDOI
26 Apr 2009
TL;DR: In this article, functionality, performance, power and reliability evaluations of the world's first SoC products fabricated using IBM 90nm technology on a 45°-rotated substrate are discussed.
Abstract: We discuss functionality, performance, power and reliability evaluations of the world's first SoC products fabricated using IBM 90nm technology on a 45°-rotated substrate. We have demonstrated reliable product operational lifetimes with up to 12% improved across die delay variability including 30% product performance improvement and 33% leakage reduction over nonrotated substrate.
Patent
12 Dec 2017
TL;DR: In this paper, a PCIE-based multi-PowerPC quick loading method is proposed, which mainly comprises the steps that at least two PowerPC processors, an OBC, a memory card and PCIE buses are arranged on a mainboard; one PowerPC processor is set to serve as a master controller, an interactive port of the master controller is connected with the memory card through the OBC.
Abstract: The invention discloses a PCIE-based multi-Powerpc quick loading method. The method mainly comprises the steps that at least two PowerPC processors, an OBC, a memory card and PCIE buses are arranged on a mainboard; one PowerPC processor is set to serve as a master controller, an interactive port of the master controller is connected with the memory card through the OBC, a storage port of the master controller is connected with a memory, each of the remaining PowerPC processors is connected to a different PCIE port of the master controller through one PCIE bus to serve as a terminal device, and storage ports of the PowerPC processors are connected with memories respectively. One PCIE switch is connected with multiple PowerPC processors, and then multi-PowerPC quick loading can be realized. Compared with other schemes, the use quantity of part of devices, such as Nor memory cards and latches, can be reduced.
01 Jan 2009
TL;DR: Gist is proposed, a universal program that takes in a compiler IR and a machine instruction set architecture and generate general instruction selection patterns that can then be adapted to any compiler framework.
Abstract: As the compiler evolve with the modern technology, general tools to easily develop compiler architecture becomes a necessity, especially for architectural and IR extensions. While there are existing general and framework-independent tools for compiler front-end, such tools do not exist for back end. Such tools for back-end generation is difficult because it will need to work for a wide variety of intermediate representations (IRs) and targets. For this, we propose Gist, a universal program that takes in a compiler IR and a machine instruction set architecture and generate general instruction selection patterns that can then be adapted to any compiler framework. More specifically, the focus of this paper is on generation instruction selectors for Jikes RVM baseline compiler and PowerPC architecture.
Patent
01 Jan 2019
TL;DR: In this paper, a 1553B and Zigbee protocol conversion device consisting of an isolation transformer, an 1553b controller, an FPGA gate array, a PowerPC processor and a Zigbee module are connected successively.
Abstract: The invention, which relates to the technical field of communication protocol conversion, provides a 1553B and Zigbee protocol conversion device comprising a 1553B connector, an isolation transformer,a 1553B controller, an FPGA gate array, a PowerPC processor and a Zigbee module that are connected successively. A bus signal voltage conversion chip is connected between the 1553B controller and theFPGA gate array; and the PowerPC processor is also connected with a DDR chip and an NOR FLASH chip. According to the invention, wireless communication connection between the 1553B devices is realizedby applying the wireless network form of the Zigbee ad hoc network to the 1553B communication bus, thereby realizing a short-distance, low-complexity, self-organizing, low-power-consumption wirelessnetwork mode to carry out conversion of 1553B protocol data.

Network Information
Related Topics (5)
Scalability
50.9K papers, 931.6K citations
77% related
CMOS
81.3K papers, 1.1M citations
77% related
Software
130.5K papers, 2M citations
77% related
Integrated circuit
82.7K papers, 1M citations
76% related
Cache
59.1K papers, 976.6K citations
76% related
Performance
Metrics
No. of papers in the topic in previous years
YearPapers
20232
20226
20215
20208
201916
201823