scispace - formally typeset
Search or ask a question
Topic

Process corners

About: Process corners is a research topic. Over the lifetime, 912 publications have been published within this topic receiving 9116 citations.


Papers
More filters
Proceedings ArticleDOI
02 May 2012
TL;DR: A novel dynamic threshold (DTMOS) based fully differential ten-transistor (10T) SRAM (Static Random Access Memory) cell suitable for sub-threshold operation and exhibits built-in process variation tolerance that gives tight SNM distribution across the process corners.
Abstract: In this paper, we propose a novel dynamic threshold (DTMOS) based fully differential ten-transistor (10T) SRAM (Static Random Access Memory) cell suitable for sub-threshold operation. The structure has two inverters in addition to the conventional 6T standard cell. It provides better read current, increased read and hold static noise margins (SNM) and improved write time compared to a recently proposed sub-threshold SRAM cell. The stability of sub-threshold DTMOS SRAM to process variations is also investigated. The robust dynamic threshold based memory cell exhibits built-in process variation tolerance that gives tight SNM distribution across the process corners.

6 citations

Patent
10 Aug 1995
TL;DR: In this article, the authors propose a solution to enable a MOSFET which is lessened in threshold voltage so as to be operable on a low voltage to be lessening in leakage current while it is on standby.
Abstract: PROBLEM TO BE SOLVED: To enable a MOSFET which is lessened in threshold voltage so as to be operable on a low voltage to be lessened in leakage current while it is on standby. SOLUTION: A semiconductor circuit is equipped with MOSFETs. Two potential fixing means 6 which fix two different potentials given as source potentials to the MOSFETs 2 and 2, a Vss, and switching means 4 and 5 which switch the sources of the MOSFETs 2 and 2 to the two potential fixing means 6 or the Vss ore provided.

6 citations

Patent
14 Mar 2005
TL;DR: In this article, a method of processing a semiconductor wafer is described, where a first process is performed with a first set of measured data that reflects the deviation of each part within the semiconductor Wafer, and then a second process is processed according to the measured data to compensate the deviation from the first process and to correct any deviation in the Wafer.
Abstract: A method of processing a semiconductor wafer is provided. The semiconductor wafer is processed with a first process. After collecting the measured data that reflects the deviation of each part within the semiconductor wafer, the semiconductor wafer is processed with a second process according to the measured data to compensate the deviation from the first process and to correct any deviation in the semiconductor wafer.

6 citations

Proceedings ArticleDOI
01 Jan 2006

6 citations


Network Information
Related Topics (5)
CMOS
81.3K papers, 1.1M citations
91% related
Logic gate
35.7K papers, 488.3K citations
88% related
Transistor
138K papers, 1.4M citations
84% related
Integrated circuit
82.7K papers, 1M citations
84% related
Electronic circuit
114.2K papers, 971.5K citations
81% related
Performance
Metrics
No. of papers in the topic in previous years
YearPapers
202311
202226
202138
202047
201943
201864