scispace - formally typeset
Search or ask a question
Topic

Relaxation oscillator

About: Relaxation oscillator is a research topic. Over the lifetime, 1952 publications have been published within this topic receiving 22326 citations.


Papers
More filters
Proceedings ArticleDOI
21 May 2006
TL;DR: A delay-based time-domain model is used to predict the locking dynamics in injection-locked non-harmonic oscillators, such as ring or relaxation oscillators.
Abstract: A delay-based time-domain model is used to predict the locking dynamics in injection-locked non-harmonic oscillators, such as ring or relaxation oscillators. The locking dynamics predicted by the model are verified against simulations and measurements of a four-stage ring oscillator circuit built using discrete components.

5 citations

Patent
04 Oct 2012
TL;DR: In this paper, a single capacitive element, a single current source and a switching network are utilized for CMOS relaxation oscillators, which allows both nodes of the capacitive elements to rise and fall between a positive and a negative voltage with respect to ground supply, without causing leakage to substrate or risk of latch-up.
Abstract: Methods and circuits for CMOS relaxation oscillators are disclosed. A single capacitive element, a single current source and a switching network are utilized. A switching network of the oscillator allows both nodes of the capacitive element to rise and fall between a positive and a negative voltage with respect to ground supply, without causing leakage to substrate or risk of latch-up, i.e. the inadvertent creation of a low-impedance path. The oscillator requires minimum silicon area, has an improved duty cycle, is particular useful for implementing lower frequency clocks and is enabled for smaller technology nodes, lower than 250 nm, due to lower supply voltage.

5 citations

Patent
20 Aug 2014
TL;DR: In this paper, a relaxation oscillator improving the linearity of control current-output frequency is proposed, which consists of an oscillating circuit, a delay error detection circuit and a modulating current generation circuit.
Abstract: A relaxation oscillator improving the linearity of control current-output frequency significantly comprises an oscillating circuit, a delay error detection circuit and a modulating current generation circuit. The delay error detection circuit is used for detecting the peak voltage of charge-discharge capacitors in the oscillating circuit, generates delay error erasure signals according to the peak voltage and enables the oscillator to oscillate at preset frequency. The modulating current generation circuit generates a corresponding additional control current according to the peak voltage of the charge-discharge capacitors, increases the charge rate of the charge-discharge capacitors, eliminates delay influence from the oscillating circuit and improves the linearity of control current-output frequency. Due to the fact that the additional control current output by the modulating current generation circuit enables voltage of the charge-discharge capacitors C1 and C2 to be increased, jittering of the signals output by the relaxation oscillator can be reduced.

5 citations

Journal Article
TL;DR: In this article, a mutually pulse-coupled two relaxation oscillators having refractoriness is presented, and the system can be implemented by a simple electrical circuit, and various periodic synchronization phenomena can be observed experimentally.
Abstract: SUMMARY We present mutually pulse-coupled two relaxation oscillators having refractoriness. The system can be implemented by a simple electrical circuit, and various periodic synchronization phenomena can be observed experimentally. The phenomena are characterized by a ratio of phase locking. Using a return map having a trapping window, the ratio can be analyzed in a parameter subspace rigorously. We then clarify effects of the refractoriness on the pulse coding ability of the system.

5 citations

Proceedings ArticleDOI
04 Jun 2003
TL;DR: This paper presents a method based on continuous-time modeling of a scalar nth-order system whose dynamics are represented as a map of integrals and derivatives of the available signal that is able to reproduce a periodic signal as a limiting trajectory.
Abstract: Limit cycle oscillations occur in a wide range of electrical, mechanical, and aerospace applications. In this paper we present a method for constructing system models that are able to reproduce a periodic signal as a limiting trajectory. Our approach is based on continuous-time modeling of a scalar nth-order system whose dynamics are represented as a map of integrals and derivatives of the available signal. The method is demonstrated on the classical Van der Pol oscillator and a nonlinear oscillator with piecewise linear damping.

5 citations


Network Information
Related Topics (5)
CMOS
81.3K papers, 1.1M citations
84% related
Amplifier
163.9K papers, 1.3M citations
83% related
Transistor
138K papers, 1.4M citations
81% related
Integrated circuit
82.7K papers, 1M citations
80% related
Capacitance
69.6K papers, 1M citations
80% related
Performance
Metrics
No. of papers in the topic in previous years
YearPapers
202322
202242
202128
202044
201962
201855