scispace - formally typeset
Search or ask a question
Topic

Relaxation oscillator

About: Relaxation oscillator is a research topic. Over the lifetime, 1952 publications have been published within this topic receiving 22326 citations.


Papers
More filters
Patent
23 Sep 2009
TL;DR: In this paper, a low-power relaxation oscillator is provided, where a PMOS charging/discharging unit is arranged between an output terminal of the first controller and an output terminals of the second controller, and a latch circuit delaying the voltages output from the first and second comparators to output oscillation signals.
Abstract: There is provided a low-power relaxation oscillator. The low-power relaxation oscillator may include: a constant current generation unit generating a current having a predetermined magnitude; a current varying unit controlling the current generated from the constant current generation unit according to a clock control signal to output the controlled current; a first controller and a second controller connected in parallel with output terminals of the current varying unit and passing or interrupting the current supplied from the current varying unit; a PMOS charging/discharging unit arranged between an output terminal of the first controller and an output terminal of the second controller; a first comparator and a second comparator connected to both ends of the PMOS charging/discharging unit, respectively, and each outputting a high or low level voltage upon receiving voltage charged in the PMOS charging/discharging unit; and a latch circuit delaying the voltages output from the first and second comparators to output oscillation signals.

4 citations

Patent
17 May 1974
TL;DR: In this article, a telemetry circuit for monitoring the battery and DC-to-DC converter voltages of a projectile fuze which includes a frequency modulated transmitter to which signals are fed alternately from a pair of voltage-controlled oscillators is presented.
Abstract: A telemetry circuit for monitoring the battery and DC-to-DC converter voltages of a projectile fuze which includes a frequency modulated transmitter to which signals are fed alternately from a pair of voltage-controlled oscillators. The output frequency of each voltage-controlled oscillator are determined by the battery voltage and the converter output voltage of a fuze circuitry, respectively. A constant frequency signal is provided by a relaxation oscillator to define the sampling rate by which the two DC voltages are monitored on a time-sharing basis. The constant frequency signal is fed to a pair of transistor switches which alternately disable each of the two voltage-controlled oscillators such that the outputs of each of the voltage-controlled oscillators, which comprise a frequency varying modulation signal, are alternately fed to the frequency modulated transmitter.

4 citations

Proceedings ArticleDOI
10 Dec 2002
TL;DR: A new quadrature oscillator is proposed in bipolar technology that exploits the exponential nature of bipolar transistors and thus it is suitable for low distortion operation at low supply voltage.
Abstract: A new quadrature oscillator is proposed in bipolar technology. It exploits the exponential nature of bipolar transistors and thus it is suitable for low distortion operation at low supply voltage. The resulting circuits are very simple in structure and easy to design. The frequency of oscillation can be linearly controlled by the bias current. Simulation results in SPICE are given.

4 citations

Patent
15 Nov 1979
TL;DR: In this paper, the first and second electrically controlled constant current generators are used to provide proportionately related first-and second-current to the second and third terminals, respectively, between which the timing capacitor is connected.
Abstract: In this relaxation oscillator first and second electrically controlled constant current generators are used to provide proportionately related first and second currents to first and second terminals, respectively, between which the timing capacitor is connected. Set-reset, or R-S, flip-flop means is set and reset by the voltage at the first and second terminals, respectively, departing in a first sense from the voltage at a reference voltage bus by a predetermined amount. First switching means responds to the R-S flip-flop reset condition to complete a connection of the first terminal to the reference voltage bus and responds to the R-S flip-flop set condition to interrupt that connection. Second switching means responds to the R-S flip-flop set condition to complete a connection of the second terminal to the reference voltage bus and responds to the R-S flip-flop reset condition to interrupt that connection. The rate at which oscillations proceed is linearly related to the amplitudes of the proportionately related currents supplied by the first and second constant current generators.

4 citations


Network Information
Related Topics (5)
CMOS
81.3K papers, 1.1M citations
84% related
Amplifier
163.9K papers, 1.3M citations
83% related
Transistor
138K papers, 1.4M citations
81% related
Integrated circuit
82.7K papers, 1M citations
80% related
Capacitance
69.6K papers, 1M citations
80% related
Performance
Metrics
No. of papers in the topic in previous years
YearPapers
202322
202242
202128
202044
201962
201855