scispace - formally typeset
Search or ask a question
Topic

Snapback

About: Snapback is a research topic. Over the lifetime, 742 publications have been published within this topic receiving 8225 citations.


Papers
More filters
Proceedings ArticleDOI
31 Oct 2008
TL;DR: In this article, a high voltage lateral PNP with sufficient current density for small footprint ESD protection is experimentally demonstrated in a 40 V drain-extended CMOS process.
Abstract: A new high voltage lateral PNP with sufficient current density for small footprint ESD protection is experimentally demonstrated in a 40 V drain-extended CMOS process. It is found that a lateral PNP device can exhibit snapback behavior similar to that characteristically associated with NPN-based ESD clamps. The mechanism leading to this effect is further studied for PNPs in a BiCMOS process using physical process and device simulation. This analysis reveals that the formation of a quasi-neutral electron-hole plasma in the N-base drift region reduces the base electric field and thus the emitter-collector voltage drop, explaining the observed behavior. The advantage of this lateral PNP is to provide local ESD protection that is robust against transient latch-up.

17 citations

Patent
25 Apr 2008
TL;DR: In this article, an apparatus for protecting an integrated circuit from electrostatic discharge (ESD) and electrical overstress (EOS) events includes a resistor/capacitor (RC) triggering device configured between a pair of power rails; a silicon controlled rectifier (SCR) triggered by the RC triggering device during an ESD event, wherein the SCR, when activated, acts as a power rail voltage clamp.
Abstract: An apparatus for protecting an integrated circuit from electrostatic discharge (ESD) and electrical overstress (EOS) events includes a resistor/capacitor (RC) triggering device configured between a pair of power rails; a silicon controlled rectifier (SCR) triggered by the RC triggering device during an ESD event, wherein the SCR, when activated, acts as a power rail voltage clamp; and a field effect transistor (FET) coupled between the RC triggering device and the SCR, wherein the FET serves as an integrated part of the RC triggering device that triggers the SCR during the ESD event; and wherein the FET also operates in a snapback mode to trigger the SCR during an EOS event that is slower in comparison to the ESD event such that the EOS event would not otherwise cause triggering of the SCR via the RC triggering device itself.

17 citations

Journal ArticleDOI
TL;DR: In this paper, the authors analyzed inhomogeneities in the parasitic bipolar transistor triggering during an electrostatic discharge (ESD) event in 0.35 μm technology grounded-gate nMOSFET protection devices operating in snapback.

17 citations

Journal ArticleDOI
TL;DR: In this paper, a systematic study of the persistent current decay and snapback effect in the fields of Tevatron accelerator dipoles was performed at the Fermilab Magnet Test Facility (MTF).
Abstract: A systematic study of the persistent current decay and snapback effect in the fields of Tevatron accelerator dipoles was performed at the Fermilab Magnet Test Facility (MTF). The decay and snapback were measured under a range of conditions including variations of the current ramp parameters and magnet operational history. The study has mostly focused on the dynamic behavior of the normal sextupole component. In addition, the paper presents the persistent current effects observed in the other allowed field harmonics as well. The results provide new information about the previously observed "excess" decay during the first several seconds of the sextupole decay during injection and the correlation between the snapback amplitude and its duration.

17 citations

Journal ArticleDOI
L. Bottura1, L. Larsson, S. Schloss, M. Schneider, N. Smirnov, M. Haverkamp 
TL;DR: In this article, a hybrid compensation technique was used to measure sextupole variations in an LHC dipole prototype during the first few seconds after the start of an energy ramp at a rate of 5 Hz.
Abstract: In superconducting particle accelerators a fast change of the magnetic field occurs during the first few seconds after the start of an energy ramp. Standard magnetic measurements using a coil rotating at 1 Hz do not have the time resolution required to completely resolve this phase, usually called snapback. For this reason we have developed a new and fast system dedicated to sextupole measurements. The basic component consists of three Hall plates mounted on a ring. In an ideal case this arrangement compensates the main dipole field and produces a signal proportional to the sextupole only. Mechanical tolerances and differences in the sensitivity of the Hall plates are compensated by instrumentation amplifiers and an in situ fine adjustment of the probe orientation. Using this hybrid compensation technique we have measured sextupole variations in an LHC dipole prototype during snapback at a rate of 5 Hz. In this paper we present details on the device and the results of our measurements.

17 citations


Network Information
Related Topics (5)
Transistor
138K papers, 1.4M citations
86% related
CMOS
81.3K papers, 1.1M citations
85% related
Integrated circuit
82.7K papers, 1M citations
84% related
Field-effect transistor
56.7K papers, 1M citations
83% related
Capacitance
69.6K papers, 1M citations
81% related
Performance
Metrics
No. of papers in the topic in previous years
YearPapers
202310
202227
202127
202033
201939
201824