scispace - formally typeset
Search or ask a question
Topic

State (computer science)

About: State (computer science) is a research topic. Over the lifetime, 24436 publications have been published within this topic receiving 225733 citations.


Papers
More filters
Patent
22 Jul 1976
TL;DR: In this paper, a load-control circuit includes a reversible, recycling address generator that successively addresses a bank of addressable latches, one for controlling the ON/OFF state of each load.
Abstract: To maintain power consumption within predetermined limits, the ON/OFF states of a plurality of electrical loads are controlled by a digital load control circuit that forms part of a closed-loop control system. The power consumed by the ON loads is monitored and compared with a reference and in response to such comparison command signals are produced that instruct the digital circuit to add or shed loads as required, to increase or decrease, respectively, the power consumption. Inputs to the load-control circuit are in the form of one or more add or shed command pulses wherein the former instructs the circuit to add a load, and the latter instructs the circuit to shed a load. To execute these commands, the load-control circuit includes a reversible, recycling address generator that successively addresses a bank of addressable latches, one for controlling the ON/OFF state of each load. As the latches are successively addressed, logic circuitry operates to detect a concurrence of an add command and an OFF load state at the addressed latch, or a concurrence of a shed command and an ON load state at the addressed latch. Detection of the former set of conditions causes the then addressed latch to be switched from its load OFF state to its ON state and detection of the latter set of conditions causes the then addressed latch to be switched from its load ON state to its OFF state. Various embodiments of the foregoing are disclosed including circuitry for selectively dividing the plurality of loads into two different groups, one of which is a fixed priority group wherein the loads thereof are added and shed in a fixed order, and the other of which is a rotate group wherein the order that the loads are added and shed is rotated so that all of the loads of such group equally share the available ON time; and circuitry for selecting a limit to the total number of rotate loads that can be ON at any given time and a limit to the number of such loads that can be OFF at any given time.

55 citations

Book ChapterDOI
18 Jun 1990
TL;DR: This theory is motivated by the observation that it is impossible to control the initial state of a machine when it is powered on and the desire to decide equivalence of two designs based solely on their netlists and logic device models, without knowledge of intended initial states or intended environments.
Abstract: A theory of sequential hardware equivalence [1] is presented, including the notions of gate-level model (GLM), hardware finite state machine (HFSM), state equivalence (∼), alignability, resetability, and sequential hardware equivalence (≈). This theory is motivated by (1) the observation that it is impossible to control the initial state of a machine when it is powered on, and (2) the desire to decide equivalence of two designs based solely on their netlists and logic device models, without knowledge of intended initial states or intended environments.

55 citations

Patent
14 Jan 1974
TL;DR: In this article, an electronic torque wrench including a strain measuring bridge circuit disposed to measure the bending strain of the handle thereof, a NAND gate circuit connected to alternately excite the bridge according to the switching state thereof, an integrator connected to integrate a selected polarity output signal from a differential circuit, a clock-driven counter connected to be inhibited for a predetermined time interval following each time the integrating circuit output signal changes polarity providing selected binary level output signals of said counter for alternatively connecting either the output signals from the differential circuit or a fixed reference signal to the integ
Abstract: An electronic torque wrench including a strain measuring bridge circuit disposed to measure the bending strain of the handle thereof, a NAND gate circuit connected to alternately excite the bridge according to the switching state thereof, a differential circuit connected to receive the bridge balance signal, an integrator connected to integrate a selected polarity output signal from said differential circuit, a clock-driven counter connected to be inhibited for a predetermined time interval following each time the integrating circuit output signal changes polarity providing selected binary level output signals to switch the NAND gate circuit according to the state thereof and a logical switching circuit connected to the selected binary level output signals of said counter for alternatively connecting either the output signal from the differential circuit or a fixed reference signal to the integrator

55 citations

Journal ArticleDOI
TL;DR: A general scheme and elements of neural circuitry for processing and addressing information in the brain and a logic scheme that is deterministic in the sense that the presence of a vector in the spike train is detected by an appropriate coincidence circuit is proposed.

55 citations

Patent
10 Nov 1998
TL;DR: In this article, a system and process for generating a control program for execution by a programmable logic control unit including the steps of: providing a variable editing user interface allowing a user to define and edit variables including input variables and output variables, providing a program level editing interface allowing the user to edit a program-level, state editing and condition editing user interfaces allowing each user to specify and edit at least one condition for each of the states of the control program, and generating the control programs as a function of associative relationships of the variables, states and conditions.
Abstract: A system and process for generating a control program for execution by a programmable logic control unit including the steps of: providing a variable editing user interface allowing a user to define and edit variables including input variables and output variables; providing a program level editing user interface allowing the user to edit a program level; providing a state editing user interface allowing a user to define and edit a plurality of states of the control program; providing a condition editing user interface allowing a user to define and edit at least one condition for each of the states of the control program; and generating the control program as a function of associative relationships of the variables, states, and conditions.

54 citations


Network Information
Related Topics (5)
Formal specification
18.3K papers, 370.6K citations
76% related
Model checking
16.9K papers, 451.6K citations
74% related
Software development
73.8K papers, 1.4M citations
73% related
Software construction
36.2K papers, 743.8K citations
72% related
Concurrency
13K papers, 347.1K citations
72% related
Performance
Metrics
No. of papers in the topic in previous years
YearPapers
20251
202426
202314,059
202232,515
2021467
2020690