Topic
Through-silicon via
About: Through-silicon via is a research topic. Over the lifetime, 2039 publications have been published within this topic receiving 27612 citations. The topic is also known as: through silicon via & TSV.
Papers published on a yearly basis
Papers
More filters
••
TL;DR: In this paper, the RLC parameters of the TSV are modeled as a function of physical parameters and material characteristics, and a TSV RLC model is applied to predict the resistance, inductance, and capacitances of small-geometry TSV architectures.
Abstract: Three-dimensional ICs provide a promising option to build high-performance compact SoCs by stacking one or more chips vertically. Through silicon vias (TSVs) form an integral component of the 3-D IC technology by enabling vertical interconnections in 3-D ICs. TSV resistance, inductance, and capacitance need to be modeled to determine their impact on the performance of a 3-D circuit. In this paper, the RLC parameters of the TSV are modeled as a function of physical parameters and material characteristics. Models are validated with the numerical simulators like Raphael and Sdevice and with experimental measurements. The TSV RLC model is applied to predict the resistance, inductance, and capacitances of small-geometry TSV architectures. Finally, this paper also proposes a simplified lumped TSV model that can be used to simulate 3-D circuits.
569 citations
••
27 Feb 2009TL;DR: The current and future 3D-LSI technologies with through-silicon via (TSV) have the simplest structure and is expected to realize a high-performance, high-functionality, and high-density LSI cube.
Abstract: Recently, the development of three-dimensional large-scale integration (3D-LSI) has been accelerated. Its stage has changed from the research level or limited production level to the investigation level with a view to mass production. The 3D-LSI using through-silicon via (TSV) has the simplest structure and is expected to realize a high-performance, high-functionality, and high-density LSI cube. This paper describes the current and future 3D-LSI technologies with TSV.
434 citations
••
TL;DR: In this article, the authors proposed a high-frequency scalable electrical model of a through silicon via (TSV) channel, which includes not only the TSV, but also the bump and the redistribution layer (RDL), which are additional components when using TSVs for 3D integrated circuit (IC) design.
Abstract: We propose a high-frequency scalable electrical model of a through silicon via (TSV). The proposed model includes not only the TSV, but also the bump and the redistribution layer (RDL), which are additional components when using TSVs for 3-D integrated circuit (IC) design. The proposed model is developed with analytic RLGC equations derived from the physical configuration. Each analytic equation is proposed as a function of design parameters of the TSV, bump, and RDL, and is therefore, scalable. The scalability of the proposed model is verified by simulation from the 3-D field solver with parameter variations, such as TSV diameter, pitch between TSVs, and TSV height. The proposed model is experimentally validated through measurements up to 20 GHz with fabricated test vehicles of a TSV channel, which includes TSVs, bumps, and RDLs. Based on the proposed scalable model, we analyze the electrical behaviors of a TSV channel with design parameter variations in the frequency domain. According to the frequency-domain analysis, the capacitive effect of a TSV is dominant under 2 GHz. On the other hand, as frequency increases over 2 GHz, the inductive effect from the RDLs becomes significant. The frequency dependent loss of a TSV channel, which is capacitive and resistive, is also analyzed in the time domain by eye-diagram measurements. Due to the frequency dependent loss, the voltage and timing margins decrease as the data rate increases.
422 citations
•
28 May 2003TL;DR: A microelectronic package including a micro-electronic die having through silicon vias extending through a back surface thereof, which allows both an active surface and the back surface of the micro electronic die to have power, ground, and/or input/output signals connected to a flexible substrate may further connected to an external substrate through at least one external contact as mentioned in this paper.
Abstract: A microelectronic package including a microelectronic die having through silicon vias extending through a back surface thereof, which allows both an active surface and the back surface of the microelectronic die to have power, ground, and/or input/output signals connected to a flexible substrate. The flexible substrate may further connected to an external substrate through at least one external contact.
392 citations
•
31 Aug 1998TL;DR: An improved structure and method for increasing the operational bandwidth between different circuit devices, e.g. logic and memory chips, without requiring changes in current CMOS processing techniques is provided in this paper.
Abstract: An improved structure and method are provided for increasing the operational bandwidth between different circuit devices, e.g. logic and memory chips, without requiring changes in current CMOS processing techniques. The structure includes the use of a silicon interposer. The silicon interposer can consist of recycled rejected wafers from the front-end semiconductor processing. Micro-machined vias are formed through the silicon interposer. The micro-machined vias include electrical contacts which couple various integrated circuit devices located on the opposing surfaces of the silicon interposer.
287 citations