B
Bernard J. New
Researcher at Xilinx
Publications - 94
Citations - 4562
Bernard J. New is an academic researcher from Xilinx. The author has contributed to research in topics: Programmable logic device & Programmable logic array. The author has an hindex of 42, co-authored 94 publications receiving 4562 citations.
Papers
More filters
Patent
Logic structure and circuit for fast carry
TL;DR: In this paper, a carry signal to be added to two bits can be propagated to the next more significant bit when the two binary bits to add are unequal, and one of the bits can serve as the carry signal when the bits are equal.
Patent
Rapidly reconfigurable FPGA having a multiple region architecture with reconfiguration caches useable as data RAM
TL;DR: In this article, a field programmable gate array (FPGA) which includes first and second arrays of configurable logic blocks, and first-and second-level configuration cache memories coupled to the first and the second arrays, respectively, is described.
Patent
Multi-chip programmable logic device having configurable logic circuitry and configuration data storage on different dice
TL;DR: In this paper, the configuration memory stores configuration data that configures the configurable logic portion to realize a user-defined circuit, and the configuration data bit passes from the second die to the first die through a pair of micropads.
Patent
Field programmable gate array with dedicated computer bus interface and method for configuring both
TL;DR: In this article, a field programmable gate array (FPGA) is provided which has a programmable portion and a dedicated controller-interface circuit, which allows the FPGA to be operably coupled to an external computer bus, such as a PCI bus.
Patent
Configurable logic element with expander structures
TL;DR: In this article, a configurable logic element (CLE) for a field programmable gate array (FPGA) includes connectors that allow fast signal communication between logic blocks, i.e., expanders allow the configurable interconnection of a plurality of logic blocks to form a single logical entity that can implement large user circuits such as PALs, lookup tables, multiplexers, tristate buffers, and memories.