Quantum computers hold the promise of solving computational problems that are intractable using conventional methods1. For fault-tolerant operation, quantum computers must correct errors occurring owing to unavoidable decoherence and limited control accuracy2. Here we demonstrate quantum error correction using the surface code, which is known for its exceptionally high tolerance to errors3-6. Using 17 physical qubits in a superconducting circuit, we encode quantum information in a distance-three logical qubit, building on recent distance-two error-detection experiments7-9. In an error-correction cycle taking only 1.1 μs, we demonstrate the preservation of four cardinal states of the logical qubit. Repeatedly executing the cycle, we measure and decode both bit-flip and phase-flip error syndromes using a minimum-weight perfect-matching algorithm in an error-model-free approach and apply corrections in post-processing. We find a low logical error probability of 3% per cycle when rejecting experimental runs in which leakage is detected. The measured characteristics of our device agree well with a numerical model. Our demonstration of repeated, fast and high-performance quantum error-correction cycles, together with recent advances in ion traps10, support our understanding that fault-tolerant quantum computation will be practically realizable. 

/pdf/realizing-repeated-quantum-error-correction-in-a-distance-38472lin.pdf

Realizing repeated quantum error correction in a distance-three surface code

Quantum computing can become scalable through error correction, but logical error rates only decrease with system size when physical errors are sufficiently uncorrelated. During computation, unused high energy levels of the qubits can become excited, creating leakage states that are long-lived and mobile. Particularly for superconducting transmon qubits, this leakage opens a path to errors that are correlated in space and time. Here, we report a reset protocol that returns a qubit to the ground state from all relevant higher level states. We test its performance with the bit-flip stabilizer code, a simplified version of the surface code for quantum error correction. We investigate the accumulation and dynamics of leakage during error correction. Using this protocol, we find lower rates of logical errors and an improved scaling and stability of error suppression with increasing qubit number. This demonstration provides a key step on the path towards scalable quantum computing.

/pdf/removing-leakage-induced-correlated-errors-in-3vr7t5i2mi.pdf

Removing leakage-induced correlated errors in superconducting quantum error correction.

We demonstrate a controlled-Z gate between capacitively coupled fluxonium qubits with transition frequencies $72.3~\textrm{MHz}$ and $136.3~\textrm{MHz}$. The gate is activated by a $61.6~\textrm{ns}$ long pulse at the frequency between non-computational transitions $|10\rangle - |20\rangle$ and $|11\rangle - |21\rangle$, during which the qubits complete only $4$ and $8$ Larmor periods, respectively. The measured gate error of $(8\pm1)\times 10^{-3}$ is limited by decoherence in the non-computational subspace, which will likely improve in the next generation devices. Although our qubits are about fifty times slower than transmons, the two-qubit gate is faster than microwave-activated gates on transmons, and the gate error is on par with the lowest reported. Architectural advantages of low-frequency fluxoniums include long qubit coherence time, weak hybridization in the computational subspace, suppressed residual $ZZ$-coupling rate (here $46~\mathrm{kHz}$), and absence of either excessive parameter matching or complex pulse shaping requirements.

Fast logic with slow qubits: microwave-activated controlled-Z gate on low-frequency fluxoniums

Implementation of high-fidelity 2-qubit operations is a key ingredient for scalable quantum error correction. In superconducting qubit architectures, tunable buses have been explored as a means to higher-fidelity gates. However, these buses introduce new pathways for leakage. Here we present a modified tunable bus architecture appropriate for fixed-frequency qubits in which the adiabaticity restrictions on gate speed are reduced. We characterize this coupler on a range of 2-qubit devices, achieving a maximum gate fidelity of 99.85%. We further show the calibration is stable over one day.

Tunable Coupling Architecture for Fixed-Frequency Transmon Superconducting Qubits.

Abstract Superconducting fluxonium qubits provide a promising alternative to transmons on the path toward large-scale superconductor-based quantum computing due to their better coherence and larger anharmonicity. A major challenge for multi-qubit fluxonium devices is the experimental demonstration of a scalable crosstalk-free multi-qubit architecture with high-fidelity single-qubit and two-qubit gates, single-shot readout, and state initialization. Here, we present a two-qubit fluxonium-based quantum processor with a tunable coupler element. We experimentally demonstrate fSim-type and controlled-Z-gates with 99.55 and 99.23% fidelities, respectively. The residual ZZ interaction is suppressed down to the few kHz levels. Using a galvanically coupled flux control line, we implement high-fidelity single-qubit gates and ground state initialization with a single arbitrary waveform generator channel per qubit. 

/pdf/high-fidelity-two-qubit-gates-on-fluxoniums-using-a-tunable-3hd4gbqh.pdf

High fidelity two-qubit gates on fluxoniums using a tunable coupler

Simple tuneup of fast two-qubit gates is essential for the scaling of quantum processors. We introduce the sudden variant (SNZ) of the net zero scheme realizing controlled-Z (CZ) gates by flux control of transmon frequency. SNZ CZ gates realized in a multitransmon processor operate at the speed limit of transverse coupling between computational and noncomputational states by maximizing intermediate leakage. Beyond speed, the key advantage of SNZ is tuneup simplicity, owing to the regular structure of conditional phase and leakage as a function of two control parameters. SNZ is compatible with scalable schemes for quantum error correction and adaptable to generalized conditional-phase gates useful in intermediate-scale applications.

/pdf/high-fidelity-controlled-z-gate-with-maximal-intermediate-4gtg81e2c8.pdf

High-Fidelity Controlled- Z Gate with Maximal Intermediate Leakage Operating at the Speed Limit in a Superconducting Quantum Processor

The preparation of thermal equilibrium states is important for the simulation of condensed-matter and cosmology systems using a quantum computer. We present a method to prepare such mixed states with unitary operators, and demonstrate this technique experimentally using a gate-based quantum processor. Our method targets the generation of thermofield double states using a hybrid quantum-classical variational approach motivated by quantum-approximate optimization algorithms, without prior calculation of optimal variational parameters by numerical simulation. The fidelity of generated states to the thermal-equilibrium state smoothly varies from 99 to 75% between infinite and near-zero simulated temperature, in quantitative agreement with numerical simulations of the noisy quantum processor with error parameters drawn from experiment.

Variational preparation of finite-temperature states on a quantum computer

The preparation of thermal equilibrium states is important for the simulation of condensed matter and cosmology systems using a quantum computer. We present a method to prepare such mixed states with unitary operators and demonstrate this technique experimentally using a gate-based quantum processor. Our method targets the generation of thermofield double states using a hybrid quantum-classical variational approach motivated by quantum-approximate optimization algorithms, without prior calculation of optimal variational parameters by numerical simulation. The fidelity of generated states to the thermal-equilibrium state smoothly varies from 99 to 75% between infinite and near-zero simulated temperature, in quantitative agreement with numerical simulations of the noisy quantum processor with error parameters drawn from experiment.

/pdf/variational-preparation-of-finite-temperature-states-on-a-2e40zcud1z.pdf

Chris Zachariadis

Papers

High-Fidelity Controlled- Z Gate with Maximal Intermediate Leakage Operating at the Speed Limit in a Superconducting Quantum Processor

Variational preparation of finite-temperature states on a quantum computer

Variational preparation of finite-temperature states on a quantum computer