C
Clémentine Maurice
Researcher at Graz University of Technology
Publications - 41
Citations - 4029
Clémentine Maurice is an academic researcher from Graz University of Technology. The author has contributed to research in topics: Cache & Side channel attack. The author has an hindex of 22, co-authored 35 publications receiving 3137 citations. Previous affiliations of Clémentine Maurice include Centre national de la recherche scientifique & Institut Eurécom.
Papers
More filters
Book ChapterDOI
Flush+Flush: A Fast and Stealthy Cache Attack
TL;DR: The Flush+Flush attack as mentioned in this paper uses the execution time of the flush instruction, which depends on whether data is cached or not, to reduce the number of cache misses.
Book ChapterDOI
Malware Guard Extension: Using SGX to Conceal Cache Attacks
TL;DR: Intel SGX provides a mechanism that addresses this scenario and aims at protecting user-level software from attacks from other processes, the operating system, and even physical attackers.
Book ChapterDOI
Rowhammer.js: A Remote Software-Induced Fault Attack in JavaScript
TL;DR: This work shows that caches can be forced into fast cache eviction to trigger the Rowhammer bug with only regular memory accesses, and demonstrates a fully automated attack that requires nothing but a website with JavaScript to trigger faults on remote hardware.
Proceedings ArticleDOI
Drammer: Deterministic Rowhammer Attacks on Mobile Platforms
Victor van der Veen,Yanick Fratantonio,Martina Lindorfer,Daniel Gruss,Clémentine Maurice,Giovanni Vigna,Herbert Bos,Kaveh Razavi,Cristiano Giuffrida +8 more
TL;DR: It is shown that deterministic Rowhammer attacks are feasible on commodity mobile platforms and that they cannot be mitigated by current defenses, and the first Rowhammer-based Android root exploit is presented, relying on no software vulnerability, and requiring no user permissions.
Posted Content
DRAMA: Exploiting DRAM Addressing for Cross-CPU Attacks
TL;DR: DRAMA attacks are introduced, a novel class of attacks that exploit the DRAM row buffer that is shared, even in multi-processor systems and enables practical Rowhammer attacks on DDR4.