D
David R. Welland
Researcher at Silicon Labs
Publications - 73
Citations - 2163
David R. Welland is an academic researcher from Silicon Labs. The author has contributed to research in topics: Voltage-controlled oscillator & Phase-locked loop. The author has an hindex of 26, co-authored 73 publications receiving 2163 citations.
Papers
More filters
Patent
Isolation system with digital communication across a capacitive barrier
TL;DR: In this article, a capacitive isolation barrier across which a digital signal is communicated is provided. But the system is not suitable for use in telephony, medical instrumentation, industrial process control and other applications.
Patent
Method and apparatus for providing coarse and fine tuning control for synthesizing high-frequency signals for wireless communications
TL;DR: In this paper, a method and apparatus for synthesizing high-frequency signals is disclosed that overcomes integration problem associated with prior implementations while meeting demanding phase noise and other impurity requirements.
Patent
Method and apparatus for operating a PLL with a phase detector/sample hold circuit for synthesizing high-frequency signals for wireless communications
David R. Welland,Caiyi Wang +1 more
TL;DR: In this paper, a phase-locked loop (PLL) frequency synthesizer with a variable capacitance voltage controlled oscillator (VCO) was proposed to synthesize high frequency signals, such as wireless communication signals.
Patent
Digital isolation system with ADC offset calibration
TL;DR: In this article, an improved digital capacitive isolation barrier system is provided that is suitable for use in a telephone or modem where the locally powered circuits must be effectively isolated from the public telephone system, while permitting data transfer across the barrier.
Patent
Direct digital access arrangement circuitry and method for connecting DSL circuitry to phone lines
TL;DR: In this paper, a capacitive isolation barrier across which a digital signal is communicated is provided, where clock recovery circuitry is employed on one side of the barrier to extract timing information from the digital signal communicated across the barrier, and to filter the effects of phase noise introduced at the barrier.